# High-Performance ROM-less Microcontrollers with External Memory Bus 

## High Performance RISC CPU:

- C compiler optimized architecture instruction set
- Linear program memory addressing up to 2 Mbytes
- Linear data memory addressing to 4 Kbytes

| Device | External Program Memory |  | On-Chip |
| :---: | :---: | :---: | :---: |
|  | On-Chip |  |  |
|  | Maximum <br> Addressing <br> (bytes) | Maximum <br> Ringle Word <br> Instructions |  |
| PIC18C601 | 256 K | 128 K | 1.5 K |
| PIC18C801 | 2 M | 1 M | 1.5 K |

- Up to 160 ns instruction cycle:
- DC - 25 MHz clock input
- $4 \mathrm{MHz}-6 \mathrm{MHz}$ clock input with PLL active
- 16 -bit wide instructions, 8 -bit wide data path
- Priority levels for interrupts
- $8 \times 8$ Single Cycle Hardware Multiplier


## Peripheral Features:

- High current sink/source $25 \mathrm{~mA} / 25 \mathrm{~mA}$
- Up to 47 I/O pins with individual direction control
- Three external interrupt pins
- Timer0 module: 8-bit/16-bit timer/counter with 8-bit programmable prescaler
- Timer1 module: 16-bit timer/counter (time-base for CCP)
- Timer2 module: 8-bit timer/counter with 8-bit period register
- Timer3 module: 16-bit timer/counter
- Secondary oscillator clock option - Timer1/Timer3
- Two Capture/Compare/PWM (CCP) modules CCP pins can be configured as:
- Capture input: 16-bit, max. resolution 10 ns
- Compare is 16 -bit, max. resolution 160 ns (TcY)
- PWM output: PWM resolution is 1 - to 10-bit Max. PWM freq. @:

8 -bit resolution $=99 \mathrm{kHz}$
10-bit resolution $=24.4 \mathrm{kHz}$

- Master Synchronous Serial Port (MSSP) with two modes of operation:
- 3-wire SPI ${ }^{\text {TM }}$ (Supports all 4 SPI modes)
- $I^{2} C^{\text {M }}$ Master and Slave mode
- Addressable USART module: Supports Interrupt on Address bit


## Advanced Analog Features:

- 10-bit Analog-to-Digital Converter module (A/D) with:
- Fast sampling rate
- Conversion available during SLEEP
- $\mathrm{DNL}= \pm 1 \mathrm{LSb}, \mathrm{INL}= \pm 1 \mathrm{LSb}$
- Up to 12 channels available
- Programmable Low Voltage Detection (LVD) module
- Supports interrupt on Low Voltage Detection


## Special Microcontroller Features:

- Power-on Reset (POR), Power-up Timer (PWRT), and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator
- On-chip Boot RAM for boot loader application
- 8-bit or 16-bit external memory interface modes
- Up to two software programmable chip select signals ( $\overline{\mathrm{CS} 1}$ and $\overline{\mathrm{CS} 2}$ )
- One programmable chip I/O select signal ( $\overline{\mathrm{CSIO}})$ for memory mapped I/O expansion
- Power saving SLEEP mode
- Different oscillator options, including:
- 4X Phase Lock Loop (of primary oscillator)
- Secondary Oscillator ( 32 kHz ) clock input


## CMOS Technology:

- Low power, high speed CMOS technology
- Fully static design
- Wide operating voltage range ( 2.0 V to 5.5 V )
- Industrial and Extended temperature ranges
- Low power consumption


## Pin Diagrams

## 64-Pin TQFP



## Pin Diagrams (Cont.'d)

## 68-Pin PLCC



## Pin Diagrams (Cont.'d)

## 80-Pin TQFP



## Pin Diagrams (Cont.'d)

## 84-Pin PLCC



## PIC18C601/801

Table of Contents
1.0 Device Overview .....  9
2.0 Oscillator Configurations ..... 21
3.0 RESET ..... 29
4.0 Memory Organization ..... 39
5.0 External Memory Interface. ..... 63
6.0 Table Reads/Table Writes ..... 73
7.0 8 X 8 Hardware Multiplier ..... 85
8.0 Interrupts ..... 89
9.0 I/O Ports ..... 103
10.0 Timer0 Module ..... 127
11.0 Timer1 Module ..... 130
12.0 Timer2 Module ..... 135
13.0 Timer3 Module ..... 137
14.0 Capture/Compare/PWM (CCP) Modules ..... 141
15.0 Master Synchronous Serial Port (MSSP) Module. ..... 149
16.0 Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ..... 177
17.0 10-bit Analog-to-Digital Converter (A/D) Module ..... 193
18.0 Low Voltage Detect. ..... 203
19.0 Special Features of the CPU ..... 207
20.0 Instruction Set Summary ..... 215
21.0 Development Support ..... 259
22.0 Electrical Characteristics ..... 265
23.0 DC and AC Characteristics Graphs and Tables ..... 295
24.0 Packaging Information ..... 297
Appendix A: Data Sheet Revision History ..... 303
Appendix B: Device Differences ..... 303
Appendix C: Device Migrations ..... 304
Appendix D: Migrating from other PICmicro Devices ..... 304
Appendix E: Development Tool Version Requirements ..... 305
Index ..... 307
On-Line Support ..... 315
Reader Response ..... 316
Product Identification System ..... 317

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@mail.microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback.

## Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:
http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

## Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

## Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

## PIC18C601/801

NOTES:

### 1.0 DEVICE OVERVIEW

This document contains device specific information for the following two devices:

1. PIC18C601
2. PIC18C801

The PIC18C601 is available in 64-pin TQFP and 68-pin PLCC packages. The PIC18C801 is available in 80-pin TQFP and 84-pin PLCC packages.

An overview of features is shown in Table 1-1.
Device block diagrams are provided in Figure 1-1 for the 64/68-pin configuration, and Figure 1-2 for the 80/ 84 -pin configuration. The pinouts for both packages are listed in Table 1-2.

## TABLE 1-1: DEVICE FEATURES

| Features |  | PIC18C601 | PIC18C801 |
| :---: | :---: | :---: | :---: |
| Operating Frequency |  | DC - 25 MHz | DC - 25 MHz |
| External <br> Program Memory | Bytes | 256K | 2M |
|  | Max. \# of Single Word Instructions | 128K | 1M |
| Data Memory (Bytes) |  | 1536 | 1536 |
| Interrupt Sources |  | 15 | 15 |
| I/O Ports |  | Ports A - G | Ports A-H, J |
| Timers |  | 4 | 4 |
| Capture/Compare/PWM modules |  | 2 | 2 |
| Serial Communications |  | MSSP, <br> Addressable USART | MSSP, <br> Addressable USART |
| 10-bit Analog-to-Digital Module |  | 8 input channels | 12 input channels |
| RESETS (and Delays) |  | POR, <br> RESET Instruction, Stack Full, Stack Underflow (PWRT, OST) | POR, <br> RESET Instruction, Stack Full, Stack Underflow (PWRT, OST) |
| Programmable Low Voltage Detect |  | Yes | Yes |
| 8-bit External Memory Interface |  | Yes | Yes |
| 8-bit De-multiplexed External Memory Interface |  | No | Yes |
| 16-bit External Memory Interfaces |  | Yes | Yes |
| On-chip Chip Select Signals |  | $\overline{\text { CS1 }}$ | $\overline{\mathrm{CS} 1}, \overline{\mathrm{CS} 2}$ |
| On-chip I/O Chip Select Signal |  | Yes | Yes |
| Instruction Set |  | 75 Instructions | 75 Instructions |
| Packages |  | 64-pin TQFP 68-pin PLCC | 80-pin TQFP <br> 84-pin PLCC |

## PIC18C601/801

FIGURE 1-1: PIC18C601 BLOCK DIAGRAM


FIGURE 1-2: PIC18C801 BLOCK DIAGRAM


## PIC18C601/801

## TABLE 1-2: PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  |  |  | Pin Type | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PIC18C601 |  | PIC18C801 |  |  |  |  |
|  | TQFP | PLCC | TQFP | PLCC |  |  |  |
| $\begin{gathered} \overline{\mathrm{MCLR}} / \mathrm{VPP} \\ \mathrm{MCLR} \\ \mathrm{VPP} \end{gathered}$ | 7 | 16 | 9 | 20 | I <br> P | ST | Master clear (RESET) input. This pin is an active low RESET to the device. Programming voltage input. |
| NC | - | $\begin{array}{r} 1,18, \\ 35,52 \\ \hline \end{array}$ | - | $\begin{gathered} \hline 1,22, \\ 43,64 \\ \hline \end{gathered}$ | - | - | These pins should be left unconnected. |
| OSC1/CLKI OSC1 <br> CLKI | 39 | 50 | 49 | 62 | 1 1 | CMOS/ST <br> CMOS | Oscillator crystal input or external clock source input. ST buffer when in RC mode. Otherwise CMOS. <br> External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins). |
| $\begin{gathered} \text { OSC2/CLKO } \\ \text { OSC2 } \end{gathered}$ <br> CLKO | 40 | 51 | 50 | 63 | 0 0 | - | Oscillator crystal output. <br> Connects to crystal or resonator in Crystal Oscillator mode. <br> In RC mode, OSC2 pin outputs CLKO, which has $1 / 4$ the frequency of OSC1 and denotes the instruction cycle rate. |

Legend: TTL = TTL compatible input
ST = Schmitt Trigger input with CMOS levels
I = Input
P = Power

[^0]TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)


TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number |  |  |  | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PIC18C601 |  | PIC18C801 |  |  |  |  |
|  | TQFP | PLCC | TQFP | PLCC |  |  |  |
|  |  |  |  |  |  |  | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. |
| RB0/INT0 | 48 | 60 | 58 | 72 |  |  |  |
| RB0 |  |  |  |  | I/O | TTL | Digital I/O. |
| INT0 |  |  |  |  | 1 | ST | External interrupt 0. |
| RB1/INT1 | 47 | 59 | 57 | 71 |  |  |  |
| RB1 |  |  |  |  | I/O | TTL | Digital I/O. |
| INT1 |  |  |  |  | 1 | ST | External interrupt 1. |
| RB2/INT2 | 46 | 58 | 56 | 70 |  |  |  |
| RB2 |  |  |  |  | I/O | TTL | Digital I/O. |
| INT2 |  |  |  |  | 1 | ST | External interrupt 2. |
| RB3/CCP2 | 45 | 57 | 55 | 69 |  |  |  |
| RB3 |  |  |  |  | I/O | TTL | Digital I/O. |
| CCP2 |  |  |  |  | I/O | ST | Capture2 input, Compare2 output, PWM2 output |
| RB4 | 44 | 56 | 54 | 68 | I/O | TTL | Digital I/O, Interrupt-on-change pin. |
| RB5 | 43 | 55 | 53 | 67 | I/O | TTL | Digital I/O, Interrupt-on-change pin. |
| RB6 | 42 | 54 | 52 | 66 | I/O | $\begin{aligned} & \text { TTL } \\ & \text { ST } \end{aligned}$ | Digital I/O, Interrupt-on-change pin. ICSP programming clock. |
| RB7 | 37 | 48 | 47 | 60 | $1 / 0$ | TTL ST | Digital I/O, Interrupt-on-change pin. ICSP programming data. |
| $\begin{array}{ll}\text { Legend: } & \text { TTL }= \\ & \text { ST }= \\ & \text { I }= \\ & \text { P }=\end{array}$ | compati | le input |  |  | CMOS = CMOS compatible input or output |  |  |
|  | ST = Schmitt Trigger input with CMOS levels |  |  |  | Analog $=$ Analog input |  |  |
|  |  |  |  |  | $\mathrm{O}=$ Output |  |  |
|  | = Power |  |  |  | $O D=O$ |  | D Drain (no P diode to VDD) |

TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number |  |  |  | Pin Type | Buffer <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PIC18C601 |  | PIC18C801 |  |  |  |  |
|  | TQFP | PLCC | TQFP | PLCC |  |  |  |
| $\begin{aligned} & \text { RC0/T1OSO/T13CKI } \\ & \text { RC0 } \\ & \text { T1OSO } \\ & \text { T13CKI } \end{aligned}$ | 30 | 41 | 36 | 49 | $\begin{gathered} \text { I/O } \\ 0 \\ \text { I } \end{gathered}$ | $\frac{\mathrm{ST}}{-\mathrm{ST}}$ | PORTC is a bi-directional I/O port. <br> Digital I/O. <br> Timer1 oscillator output. <br> Timer1/Timer3 external clock input. |
| $\begin{gathered} \text { RC1/T1OSI } \\ \text { RC1 } \\ \text { T1OSI } \end{gathered}$ | 29 | 40 | 35 | 48 | $\begin{gathered} \text { I/O } \\ \text { I } \end{gathered}$ | $\begin{gathered} \text { ST } \\ \text { CMOS } \end{gathered}$ | Digital I/O. <br> Timer1 oscillator input. |
| $\begin{gathered} \mathrm{RC} 2 / \mathrm{CCP} 1 \\ \mathrm{RC2} \\ \mathrm{CCP} 1 \end{gathered}$ | 33 | 44 | 43 | 56 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \end{aligned}$ | $\begin{aligned} & \text { ST } \\ & \text { ST } \end{aligned}$ | Digital I/O. <br> Capture1 input/Compare1 output/PWM1 output. |
| $\begin{gathered} \text { RC3/SCK/SCL } \\ \text { RC3 } \\ \text { SCK } \\ \\ \text { SCL } \end{gathered}$ | 34 | 45 | 44 | 57 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \end{aligned}$ | ST <br> ST <br> ST | Digital I/O. <br> Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for $\mathrm{I}^{2} \mathrm{C}$ mode. |
| $\begin{gathered} \text { RC4/SDI/SDA } \\ \text { RC4 } \\ \text { SDI } \\ \text { SDA } \end{gathered}$ | 35 | 46 | 45 | 58 | $\begin{gathered} \text { I/O } \\ \text { I } \\ \text { I/O } \end{gathered}$ | $\begin{aligned} & \text { ST } \\ & \text { ST } \\ & \text { ST } \end{aligned}$ | Digital I/O. <br> SPI data in. <br> $\mathrm{I}^{2} \mathrm{C}$ data $\mathrm{I} / \mathrm{O}$. |
| $\begin{array}{r} \text { RC5/SDO } \\ \text { RC5 } \\ \text { SDO } \end{array}$ | 36 | 47 | 46 | 59 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \end{gathered}$ | ST | Digital I/O. <br> SPI data out. |
| $\begin{gathered} \text { RC6/TX/CK } \\ \text { RC6 } \\ \text { TX } \\ \text { CK } \end{gathered}$ | 31 | 42 | 37 | 50 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | $\frac{\mathrm{ST}}{-}$ | Digital I/O. <br> USART asynchronous transmit. USART synchronous clock. |
| $\begin{array}{\|c} \hline \text { RC7/RX/DT } \\ \text { RC7 } \\ \text { RX } \\ \text { DT } \\ \hline \end{array}$ | 32 | 43 | 38 | 51 | $\begin{gathered} \text { I/O } \\ 1 \\ 1 / 0 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \hline \end{aligned}$ | Digital I/O. USART asynchronous receive. USART synchronous data. |
| $\begin{array}{ll} \hline \text { Legend: } & \text { TTL }=\text { TTL } \\ & \text { ST }=\text { Schi } \\ & \text { I }=\text { Inpu } \\ & \text { P }=\text { Pow } \end{array}$ | compa mitt Trig er | le input er input | with CMO | S levels |  | $\begin{aligned} \mathrm{OS} & =\mathrm{CI} \\ \text { alog } & =\mathrm{An} \\ & =\mathrm{O} \\ & =\mathrm{Or} \end{aligned}$ | OS compatible input or output og input ut <br> Drain (no P diode to VDD) |

## PIC18C601/801

TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number |  |  |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PIC18C601 |  | PIC18C801 |  |  |  |  |
|  | TQFP | PLCC | TQFP | PLCC |  |  |  |
|  |  |  |  |  |  |  | PORTD is a bi-directional I/O port. These pins have TTL input buffers when external memory is enabled. |
| RDO/AD0 | 58 | 3 | 72 | 3 |  |  |  |
| RD0 |  |  |  |  | I/O | ST | Digital I/O. |
| AD0 |  |  |  |  | I/O | TTL | External memory address/data 0. |
| RD1/AD1 | 55 | 67 | 69 | 83 |  |  |  |
| RD1 |  |  |  |  | I/O | ST | Digital I/O. |
| AD1 |  |  |  |  | I/O | TTL | External memory address/data 1. |
| RD2/AD2 | 54 | 66 | 68 | 82 |  |  |  |
| RD2 |  |  |  |  | I/O | ST | Digital I/O. |
| AD2 |  |  |  |  | I/O | TTL | External memory address/data 2. |
| RD3/AD3 | 53 | 65 | 67 | 81 |  |  |  |
| RD3 |  |  |  |  | I/O | ST | Digital I/O. |
| AD3 |  |  |  |  | I/O | TTL | External memory address/data 3. |
| RD4/AD4 | 52 | 64 | 66 | 80 |  |  |  |
| RD4 |  |  |  |  | I/O | ST | Digital I/O. |
| AD4 |  |  |  |  | I/O | TTL | External memory address/data 4. |
| RD5/AD5 | 51 | 63 | 65 | 79 |  |  |  |
| RD5 |  |  |  |  | I/O | ST | Digital I/O. |
| AD5 |  |  |  |  | I/O | TTL | External memory address/data 5. |
| RD6/AD6 | 50 | 62 | 64 | 78 |  |  |  |
| RD6 |  |  |  |  | I/O | ST | Digital I/O. |
| AD6 |  |  |  |  | I/O | TTL | External memory address/data 6. |
| RD7/AD7 | 49 | 61 | 63 | 77 |  |  |  |
| RD7 |  |  |  |  | I/O | ST | Digital I/O. |
| AD7 |  |  |  |  | I/O | TTL | External memory address/data 7. |

CMOS = CMOS compatible input or output
Analog = Analog input
O = Output
OD = Open Drain (no P diode to VDD)

TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number |  |  |  | Pin Type | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PIC18C601 |  | PIC18C801 |  |  |  |  |
|  | TQFP | PLCC | TQFP | PLCC |  |  |  |
|  |  |  |  |  |  |  | PORTE is a bi-directional I/O port. |
| RE0/AD8 | 2 | 11 | 4 | 15 |  |  |  |
| RE0 |  |  |  |  | I/O | ST | Digital I/O. |
| AD8 |  |  |  |  | I/O | TTL | External memory address/data 8. |
| RE1/AD9 | 1 | 10 | 3 | 14 |  |  |  |
| RE1 |  |  |  |  | I/O | ST | Digital I/O. |
| AD9 |  |  |  |  | I/O | TTL | External memory address/data 9. |
| RE2/AD10 | 64 | 9 | 78 | 9 |  |  |  |
| RE2 |  |  |  |  | I/O | ST | Digital I/O. |
| AD10 |  |  |  |  | I/O | TTL | External memory address/data 10. |
| RE3/AD11 | 63 | 8 | 77 | 8 |  |  |  |
| RE3 |  |  |  |  | I/O | ST | Digital I/O. |
| AD11 |  |  |  |  | I/O | TTL | External memory address/data 11. |
| RE4/AD12 | 62 | 7 | 76 | 7 |  |  |  |
| RE4 |  |  |  |  | I/O | ST | Digital I/O. |
| AD12 |  |  |  |  | I/O | TTL | External memory address/data 12. |
| RE5/AD13 | 61 | 6 | 75 | 6 |  |  |  |
| RE5 |  |  |  |  | I/O | ST | Digital I/O. |
| AD13 |  |  |  |  | I/O | TTL | External memory address/data 13. |
| RE6/AD14 | 60 | 5 | 74 | 5 |  |  |  |
| RE6 |  |  |  |  | I/O | ST | Digital I/O. |
| AD14 |  |  |  |  | I/O | TTL | External memory address/data 14. |
| RE7/AD15 | 59 | 4 | 73 | 4 |  |  |  |
| RE7 |  |  |  |  | I/O | ST | Digital I/O. |
| AD15 |  |  |  |  | 1/O | ST | External memory address/data 15. |
| Legend: $\begin{array}{ll}\text { TTL } & = \\ & \text { ST }\end{array}$ | compat | le input |  |  | CMOS = CMOS compatible input or output |  |  |
|  | ST = Schmitt Trigger input with CMOS levels |  |  |  | Analog = Analog input |  |  |
|  | = Input |  |  |  | O = Output |  | put |
|  |  |  |  |  | $O D=O$ |  | n Drain (no P diode to VDD) |

TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number |  |  |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PIC18C601 |  | PIC18C801 |  |  |  |  |
|  | TQFP | PLCC | TQFP | PLCC |  |  |  |
| $\begin{array}{\|r} \text { RF0/AN5 } \\ \text { RF0 } \\ \text { AN5 } \end{array}$ | 18 | 28 | 24 | 36 | $\begin{gathered} \text { I/O } \\ \text { I } \end{gathered}$ | ST <br> Analog | PORTF is a bi-directional I/O port. <br> Digital I/O. <br> Analog input 5. |
| $\begin{array}{r} \text { RF1/AN6 } 6 \\ \text { RF1 } \\ \text { AN6 } \end{array}$ | 17 | 27 | 23 | 35 | I/O | ST <br> Analog | Digital I/O. <br> Analog input 6. |
| $\begin{array}{r} \text { RF2/AN7 } \\ \text { RF2 } \\ \text { AN7 } \end{array}$ | 16 | 26 | 18 | 30 | $\begin{gathered} \text { I/O } \\ \text { I } \end{gathered}$ | ST <br> Analog | Digital I/O. <br> Analog input 7. |
| $\begin{array}{r} \mathrm{RF} 3 / \overline{\mathrm{CSIO}} \\ \frac{\mathrm{RF} 3}{\mathrm{CSIO}} \end{array}$ | 15 | 25 | 17 | 29 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \end{aligned}$ | $\begin{aligned} & \text { ST } \\ & \text { ST } \end{aligned}$ | Digital I/O. <br> System bus chip select I/O. |
| RF4/A16 | 14 | 24 | - | - |  |  |  |
| $\begin{array}{r} \text { RF4/CS2 } \\ \text { RF4 } \\ \mathrm{A} 16 \\ \hline \mathrm{CS} 2 \\ \hline \end{array}$ | - | - | 16 | 28 | $\begin{gathered} 1 / O \\ 1 / 0 \\ 0 \end{gathered}$ | $\begin{aligned} & \text { ST } \\ & \text { TTL } \\ & \text { TTL } \end{aligned}$ | Digital I/O. <br> External memory address 16. Chip select 2. |
| $\begin{array}{r} \text { RF5/CS1 } \\ \frac{\text { RF5 }}{\text { CS1 }} \end{array}$ | 13 | 23 | 15 | 27 | $\begin{gathered} \text { I/O } \\ 0 \end{gathered}$ | $\begin{aligned} & \text { ST } \\ & \text { TTI } \end{aligned}$ | Digital I/O. <br> Chip select 1. |
| $\begin{gathered} \mathrm{RF} 6 / \overline{\mathrm{LB}} \\ \frac{\mathrm{RF} 6}{\mathrm{LB}} \end{gathered}$ | 12 | 22 | 14 | $26$ | $\begin{gathered} \text { I/O } \\ 0 \end{gathered}$ | $\begin{aligned} & \text { ST } \\ & \text { TTL } \end{aligned}$ | Digital I/O. <br> Low byte select signal for external memory interface. |
| $\begin{gathered} \mathrm{RF} 7 / \overline{\mathrm{UB}} \\ \mathrm{RF} 7 \\ \overline{\mathrm{UB}} \end{gathered}$ | 11 | 21 | 13 | 25 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \end{gathered}$ | $\begin{gathered} \text { ST } \\ \text { TTL } \end{gathered}$ | Digital I/O. <br> High byte select signal for external memory interface. |
| Legend: TTL <br>  ST <br>  I <br>  $P$ | compatio mitt Trig er | le input er input | with CMO | S levels |  | $\begin{aligned} \mathrm{OS} & =\mathrm{CI} \\ \text { alog } & =\mathrm{An} \\ & =\mathrm{O} \\ & =\mathrm{Or} \end{aligned}$ | OS compatible input or output og input ut Drain (no P diode to VDD) |

TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)


## PIC18C601/801

TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number |  |  |  | Pin Type | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PIC18C601 |  | PIC18C801 |  |  |  |  |
|  | TQFP | PLCC | TQFP | PLCC |  |  |  |
| $\begin{array}{\|c} \hline \text { RJO/DO } \\ \text { RJ0 } \\ \text { D0 } \end{array}$ | - | - | 39 | 52 | $\begin{aligned} & \text { I/O } \\ & 1 / O \end{aligned}$ | $\begin{gathered} \text { ST } \\ \text { TTL } \end{gathered}$ | PORTJ is a bi-directional I/O port. <br> Digital I/O. <br> System bus data bit 0 . |
| $\begin{gathered} \text { RJ1/D1 } \\ \text { RJ1 } \\ \text { D1 } \end{gathered}$ | - | - | 40 | 53 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \end{aligned}$ | $\begin{gathered} \text { ST } \\ \text { TTL } \end{gathered}$ | Digital I/O. <br> System bus data bit 1. |
| $\begin{gathered} \text { RJ2/D2 } \\ \text { RJ2 } \\ \text { D2 } \end{gathered}$ | - | - | 41 | 54 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \end{aligned}$ | $\begin{aligned} & \text { ST } \\ & \text { TTL } \end{aligned}$ | Digital I/O. <br> System bus data bit 2. |
| $\begin{gathered} \text { RJ3/D3 } \\ \text { RJ3 } \\ \text { D3 } \end{gathered}$ | - | - | 42 | 55 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \end{aligned}$ | $\begin{gathered} \text { ST } \\ \text { TTL } \end{gathered}$ | Digital I/O. <br> System bus data bit 3. |
| $\begin{gathered} \text { RJ4/D4 } \\ \text { RJ4 } \\ \text { D4 } \end{gathered}$ | - | - | 59 | 73 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \end{aligned}$ | $\begin{gathered} \text { ST } \\ \text { TTL } \end{gathered}$ | Digital I/O. <br> System bus data bit 4. |
| $\begin{gathered} \text { RJ5/D5 } \\ \text { RJ5 } \\ \text { D5 } \end{gathered}$ | - | - | 60 | 74 | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \end{aligned}$ | $\begin{gathered} \text { ST } \\ \text { TTL } \end{gathered}$ | Digital I/O. <br> System bus data bit 5 . |
| $\begin{gathered} \text { RJ6/D6 } \\ \text { RJ6 } \\ \text { D6 } \end{gathered}$ | - | - | 61 | $75$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \end{aligned}$ | $\begin{gathered} \text { ST } \\ \text { TTL } \end{gathered}$ | Digital I/O. <br> System bus data bit 6. |
| $\begin{array}{\|c} \hline \text { RJ7/D7 } \\ \text { RJ7 } \\ \text { D7 } \\ \hline \end{array}$ | - | - | 62 | 76 | I/O $\mathrm{I} / \mathrm{O}$ | $\begin{gathered} \text { ST } \\ \text { TTL } \\ \hline \end{gathered}$ | Digital I/O. <br> System bus data bit 7. |
| Vss | $\begin{aligned} & 9,25 \\ & 41,56 \\ & \hline \end{aligned}$ | $\begin{aligned} & 19,36, \\ & 53,68 \end{aligned}$ | $\begin{array}{\|l\|} \hline 11,31, \\ 51,70 \\ \hline \end{array}$ | $\begin{aligned} & 23,44, \\ & 65,84 \end{aligned}$ | P | - | Ground reference for logic and I/O pins. |
| VdD | $\begin{aligned} & \hline 10,26, \\ & 38,57 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2,20, \\ & 37,49 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 12,32, \\ 48,71 \\ \hline \end{array}$ | $\begin{aligned} & \hline 2,24, \\ & 45,61 \\ & \hline \end{aligned}$ | P | - | Positive supply for logic and I/O pins. |
| Avss | 20 | 30 | 26 | 38 | P | - | Ground reference for analog modules. |
| Avdd | 19 | 29 | 25 | 37 | P | - | Positive supply for analog modules. |
| Legend: TTL <br>  ST <br>  I <br>  $P$ | compatib mitt Trig er | le input <br> er input | with CMO | S levels | C | $\begin{aligned} \mathrm{OS} & =\mathrm{CN} \\ \mathrm{log} & =\mathrm{An} \\ & =\mathrm{Ou} \\ & =\mathrm{Op} \end{aligned}$ | OS compatible input or output og input <br> ut <br> Drain (no P diode to VDD) |

### 2.0 OSCILLATOR CONFIGURATIONS

### 2.1 Oscillator Types

PIC18C601/801 can be operated in one of four oscillator modes, programmable by configuration bits FOSC1:FOSC0 in CONFIG1H register:

1. LP Low Power Crystal
2. HS High Speed Crystal/Resonator
3. RC External Resistor/Capacitor
4. EC External Clock

### 2.2 Crystal Oscillator/Ceramic Resonators

In LP or HS oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections. An external clock source may also be connected to the OSC1 pin, as shown in Figure 2-3 and Figure 2-4.
PIC18C601/801 oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 2-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS OR LP OSC CONFIGURATION)


Note 1: See Table 2-1 and Table 2-2 for recommended values of C1 and C2.
2: A series resistor (Rs) may be required for AT strip cut crystals.
3: RF varies with the crystal chosen.

TABLE 2-1: CERAMIC RESONATORS

| Ranges Tested: |  |  |  |
| :---: | :---: | :---: | :---: |
| Mode | Freq. | OSC1 | 0scz |
| HS | $\begin{aligned} & \hline 8.0 \mathrm{MHz} \\ & \text { 16.0 MHz } \\ & \text { 20.0 MHz } \\ & \text { 25.0 MHz } \end{aligned}$ | $\begin{aligned} & 10-68 \mathrm{pF} \\ & 10-22 \mathrm{pF} \\ & \text { TBD } \\ & \text { TBD } \end{aligned}$ | $\begin{aligned} & 1028 \mathrm{pF} \\ & 10-22 \mathrm{pF} \\ & \text { TBD } \\ & \text { TBD } \end{aligned}$ |
| HS+PLL | 4.0 MHz | TBD | TBD |

These values are for design guidance only.
See notes on this page.

## Resonators Used:

| 4.0MAF | Murata Erie CSA4.00MG | $\pm 0.5 \%$ |
| :--- | :--- | :--- |
| 8.0 MHz | Murata Erie CSA8.00MT | $\pm 0.5 \%$ |
| 16.0 MHz | Murata Erie CSA16.00MX | $\pm 0.5 \%$ |
| All resonators used did not have built-in capacitors. |  |  |

TABLE 2-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

| Osc Type | Crystal Freq. | Cap. Range C1 | Cap. Range C2 |
| :---: | :---: | :---: | :---: |
| LP | 32.0 kHz | 33 pF | 33 pF |
|  | 200 kHz | 15 pF | 15¢F |
| HS | 4.0 MHz | 15 pF | - 15 ¢pF |
|  | 8.0 MHz | $15-33 \mathrm{pF}$ | $15-33 \mathrm{pF}$ |
|  | 20.0 MHz | $15-33$ pr | $15-33 \mathrm{pF}$ |
|  | 25.0 MH | T PBD | TBD |
| HS+PLL | 4.0 MFZ | $\cdots+5 \mathrm{pF}$ | 15 pF |
| These values are for design guidance only. See noteson this page. |  |  |  |
| Crystals Used |  |  |  |
| 320 kHz | Epson C-001 | 1R32.768K-A | $\pm 20 \mathrm{PPM}$ |
| 200 kHz | STD XTL | 200.000 kHz | $\pm 20 \mathrm{PPM}$ |
| 1.0 MHz | ECS E | S-10-13-1 | $\pm 50 \mathrm{PPM}$ |
| 4.0 MHz | ECS E | S-40-20-1 | $\pm 50$ PPM |
| 8.0 MHz | EPSON CA | $3018.000 \mathrm{M}-\mathrm{C}$ | $\pm 30 \mathrm{PPM}$ |
| 20.0 MHz | EPSON CA | 301 20.000M-C | $\pm 30$ PPM |

Note 1: Recommended values of C1 and C2 are identical to the ranges tested (Table 2-1).
2: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
4: Rs may be required in HS mode to avoid overdriving crystals with low drive level specification.

### 2.3 RC Oscillator

For timing insensitive applications, the "RC" oscillator mode offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external $R$ and $C$ components used. Figure 2-2 shows how the RC combination is connected.
In the RC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.

FIGURE 2-2: RC OSCILLATOR MODE


### 2.4 External Clock Input

The EC oscillator mode requires an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in these modes to save current. There is no oscillator start-up time required after a Power-on Reset or after a recovery from SLEEP mode.
In the EC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC oscillator mode.

FIGURE 2-3: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)


### 2.5 HS4 (PLL)

A Phase Lock Loop (PLL) circuit is provided as a software programmable option for users that want to multiply the frequency of the incoming crystal oscillator signal by 4 . For an input clock frequency of 6 MHz , the internal clock frequency will be multiplied to 24 MHz . This is useful for customers who are concerned with EMI due to high frequency crystals.
The PLL is enabled by configuring HS oscillator mode and setting the PLLEN bit in the OSCON register. If HS oscillator mode is not selected, or PLLEN bit in OSCCON register is clear, the PLL is not enabled and the system clock will come directly from OSC1. HS oscillator mode is the default for PIC18C601/801. In all other modes, the PLLEN bit and the SCS1 bit are forced to ' 0 '.
A PLL lock timer is used to ensure that the PLL has locked before device execution starts. The PLL lock timer has a time-out, referred to as TPLL.

FIGURE 2-4: PLL BLOCK DIAGRAM


## PIC18C601/801

### 2.6 Oscillator Switching Feature

PIC18C601/801 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low frequency clock source. For PIC18C601/801 devices, this alternate clock source is the Timer1 oscillator. If a low frequency crystal ( 32 kHz , for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has been enabled, the device can switch to a low power execution mode. Figure $2-5$ shows a block diagram of the system clock sources.

### 2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS0 (OSCCON register), controls the clock switching. When the SCS0 bit is ' 0 ', the system clock source comes from the main oscillator, selected by the FOSC2:FOSC0 configuration bits in CONFIG1H register. When the SCS0 bit is set, the system clock source will come from the Timer1 oscillator. The SCSO bit is cleared on all forms of RESET.

Note: The Timer1 oscillator must be enabled to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 control register (T1CON). If the Timer1 oscillator is not enabled, any write to the SCS0 bit will be ignored (SCS0 bit forced cleared) and the main oscillator will continue to be the system clock source.

FIGURE 2-5: DEVICE CLOCK SOURCES


Note: I/O pins have diode protection to VDD and Vss.

## REGISTER 2-1: OSCCON REGISTER

| U-0 U-0 U-0 U-0 R/W-0 R/W-0  R/W-0 <br> - - - - LOCK R-0   <br> bit 7        PLLEN |
| :--- |

bit 7-4 Unimplemented: Read as '0'
bit 3 LOCK: Phase Lock Loop Lock Status bit
1 = Phase Lock Loop output is stable as system clock
$0=$ Phase Lock Loop output is not stable and cannot be used as system clock
bit 2 PLLEN: Phase Lock Loop Enable bit
1 = Enable Phase Lock Loop output as system clock
0 = Disable Phase Lock Loop
bit 1 SCS1: System Clock Switch bit 1
When PLLEN and LOCK bit are set:
1 = Use PLL output
$0=$ Use primary oscillator/clock input pin
When PLLEN bit or LOCK bit is cleared:
Bit is forced clear
bit $0 \quad$ SCSO: System Clock Switch bit 0
When T1OSCEN bit is set:
1 = Switch to Timer1 oscillator/clock pin
0 = Use primary oscillator/clock input pin
When T1OSCEN is cleared:
Bit is forced clear

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' = Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

### 2.6.2 OSCILLATOR TRANSITIONS

PIC18C601/801 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.
A timing diagram indicating the transition from the main oscillator to the Timer1 oscillator is shown in Figure 2-6. The Timer1 oscillator is assumed to be running all the time. After the SCSO bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the Timer1 oscillator, operation resumes. No additional delays are required after the synchronization cycles.

The sequence of events that takes place when switching from the Timer1 oscillator to the main oscillator will depend on the mode of the main oscillator. In addition to eight clock cycles of the main oscillator, additional delays may take place.
If the main oscillator is configured for an external crystal (HS, LP), the transition will take place after an oscillator start-up time (TOST) has occurred. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS and LP modes is shown in Figure 2-7.

## PIC18C601/801

FIGURE 2-6: TIMING DIAGRAM FOR TRANSITION FROM OSC1 TO TIMER1 OSCILLATOR


Note: Delay on internal system clock is eight oscillator cycles for synchronization.

FIGURE 2-7: TIMING DIAGRAM FOR TRANSITION BETWEEN TIMER1 AND OSC1 (HS, LP)


If the main oscillator is configured for HS4 (PLL) mode with SCS1 bit set to '1', an oscillator start-up time (TOST), plus an additional PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator frequency. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS4 mode is shown in Figure 2-8.
If the main oscillator is configured for HS4 (PLL) mode, with SCS1 bit set to ' 0 ', only oscillator start-up time (TOST) will occur. Since SCS1 bit is set to ' 0 ', PLL out-
put is not used, so the system oscillator will come from OSC1 directly and additional delay of TPLL is not required. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS4 mode is shown in Figure 2-9.
If the main oscillator is configured in the RC or EC modes, there is no oscillator start-up time-out. Operation will resume after eight cycles of the main oscillator have been counted. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for RC and EC modes is shown in Figure 2-10.

FIGURE 2-8: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (HS4 WITH SCS1 = 1)


Note: TOST = 1024TosC (drawing not to scale).

FIGURE 2-9: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (HS4 WITH SCS = 0)


Note: TOST $=1024$ Tosc (drawing not to scale).

FIGURE 2-10: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (RC, EC)


Note: RC oscillator mode assumed.

### 2.6.3 SCS0, SCS1 PRIORITY

If both SCS0 and SCS1 are set to '1' simultaneously, the SCS0 bit has priority over the SCS1 bit. This means that the low power option will take precedence over the PLL option. If both bits are cleared simultaneously, the system clock will come from OSC1, after a Tost timeout. If only the SCS0 bit is cleared, the system clock will come from the PLL output, following Tost and TPLL time.

## TABLE 2-3: SCSO, SCS1 PRIORITY

| SCS1 | SCS0 | Clock Source |
| :---: | :---: | :--- |
| 0 | 0 | Ext Oscillator OSC1 |
| 0 | 1 | Timer1 Oscillator |
| 1 | 0 | HS + PLL |
| 1 | 1 | Timer1 Oscillator |

### 2.7 Effects of SLEEP Mode on the On-Chip Oscillator

When the device executes a SLEEP instruction, the on-chip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor switching currents have been removed, SLEEP mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during SLEEP, will increase the cur-
rent consumed during SLEEP. The user can wake from SLEEP through external RESET, Watchdog Timer Reset, or through an interrupt.

### 2.8 Power-up Delays

Power-up delays are controlled by two timers, so that no external RESET circuitry is required for most applications. The delays ensure that the device is kept in RESET until the device power supply and clock are stable. For additional information on RESET operation, see Section 3.0 RESET.
The first timer is the Power-up Timer (PWRT), which optionally provides a fixed delay of TPWRT (parameter \#33) on power-up only. The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable.
PIC18C601/801 devices provide a configuration bit, PWRTEN in CONFIG2L register, to enable or disable the Power-up Timer. By default, the Power-up Timer is enabled.
With the PLL enabled (HS4 oscillator mode), the time-out sequence following a Power-on Reset is different from other oscillator modes. The time-out sequence is as follows: the PWRT time-out is invoked after a POR time delay has expired, then, the Oscillator Start-up Timer (OST) is invoked. However, this is still not a sufficient amount of time to allow the PLL to lock at high frequencies. The PWRT timer is used to provide an additional time-out, called TPLL (parameter \#7), to allow the PLL ample time to lock to the incoming clock frequency.

TABLE 2-4: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

| OSC Mode | OSC1 Pin |  |
| :--- | :--- | :--- |
| RC | Floating, external resistor should pull high | At logic low |
| EC | Floating | At logic low |
| LP and HS | Feedback inverter disabled, at quiescent voltage level | Feedback inverter disabled, at quiescent voltage level |

Note: $\quad$ See Table 3-1 in Section 3.0 RESET, for time-outs due to SLEEP and $\overline{\text { MCLR }}$ Reset.

### 3.0 RESET

PIC18C601/801 devices differentiate between various kinds of RESET:
a) Power-on Reset (POR)
b) $\overline{M C L R}$ Reset during normal operation
c) $\overline{\mathrm{MCLR}}$ Reset during SLEEP
d) Watchdog Timer (WDT) Reset during normal operation
e) RESET Instruction
f) Stack Full Reset
g) Stack Underflow Reset

Most registers are unaffected by a RESET. Their status is unknown on POR and unchanged by all other RESETS. The other registers are forced to a "RESET" state on Power-on Reset, $\overline{M C L R}$, WDT Reset, $\overline{M C L R}$ Reset during SLEEP, and by the RESET instruction.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, $\overline{\mathrm{RI}}, \overline{\mathrm{TO}}, \overline{\mathrm{PD}}$ and $\overline{\mathrm{POR}}$, are set or cleared differently in different RESET situations, as indicated in Table 3-2. These bits are used in software to determine the nature of the RESET. See Table 3-3 for a full description of the RESET states of all registers.
A simplified block diagram of the on-chip RESET circuit is shown in Figure 3-1.
PIC18C601/801 has a $\overline{\text { MCLR }}$ noise filter in the $\overline{\text { MCLR }}$ Reset path. The filter will detect and ignore small pulses.
A WDT Reset does not drive $\overline{M C L R}$ pin low.

## FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF THE ON-CHIP RESET CIRCUIT



Note 1: This is a separate oscillator from the RC oscillator of the CLKI pin.
2: See Table 3-1 for time-out situations.

## PIC18C601/801

### 3.1 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when a VDD rise is detected. To take advantage of the POR circuitry, connect the $\overline{M C L R}$ pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 3-2.
When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met. Power-on Reset may be used to meet the voltage start-up condition.

FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)


Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode $D$ helps discharge the capacitor quickly when VDD powers down.
2: $\mathrm{R}<40 \mathrm{k} \Omega$ is recommended to make sure that the voltage drop across $R$ does not violate the device's electrical specification.
3: R1 $=100 \Omega$ to $1 \mathrm{k} \Omega$ will limit any current flowing into $\overline{M C L R}$ from external capacitor C , in the event of $\overline{\text { MCLR/VPP pin breakdown due to }}$ Electrostatic Discharge (ESD), or Electrical Overstress (EOS).

### 3.2 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (parameter \#33), only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT time delay allows VDD to rise to an acceptable level. PIC18C601/801 devices are available with PWRT enabled or disabled.

The power-up time delay will vary from chip to chip, due to VDD, temperature and process variation. See DC parameter \#33 for details.

### 3.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter \#32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for LP, HS and HS4 modes and only on Power-on Reset or wake-up from SLEEP.

### 3.4 PLL Lock Time-out

With the PLL enabled, the time-out sequence following a Power-on Reset is different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 1 ms and follows the oscillator startup time-out (OST).

### 3.5 Time-out Sequence

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired; then, OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences on power-up.
Since the time-outs occur from the POR pulse, if $\overline{M C L R}$ is kept low long enough, the time-outs will expire. Bringing $\overline{M C L R}$ high will begin execution immediately (Figure 3-5). This is useful for testing purposes or to synchronize more than one PIC18C601/801 device operating in parallel.
Table 3-2 shows the RESET conditions for some Special Function Registers, while Table 3-3 shows the RESET conditions for all registers.

## TABLE 3-1: TIME-OUT IN VARIOUS SITUATIONS

| Oscillator Configuration | Power-up ${ }^{(2)}$ |  | Wake-up from SLEEP or Oscillator Switch ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: |
|  | $\overline{\text { PWRTEN }}=0$ | $\overline{\text { PWRTEN }}=1$ |  |
| HS with PLL enabled ${ }^{(1)}$ | $72 \mathrm{~ms}+1024$ Tosc | 1024Tosc | 1024Tosc + 1 ms |
| HS, LP | $72 \mathrm{~ms}+1024 \mathrm{Tosc}$ | 1024Tosc | 1024Tosc |
| EC | 72 ms | - | - |
| External RC | 72 ms | - | - |

Note 1: 1 ms is the nominal time required for the 4 X PLL to lock. Maximum time is 2 ms .
2: 72 ms is the nominal Power-up Timer delay.

## REGISTER 3-1: RCON REGISTER BITS AND POSITIONS

| R/W-0 | U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPEN | $r$ | - | $\overline{\mathrm{Rl}}$ | TO | $\overline{\mathrm{PD}}$ | $\overline{\mathrm{POR}}$ | $r$ |
| bit 7 |  |  |  |  |  |  |  |

TABLE 3-2: STATUS BITS, THEIR SIGNIFICANCE, AND THE INITIALIZATION CONDITION FOR RCON REGISTER

| Condition | Program Counter | RCON Register | RI | TO | PD | POR | STKFUL | STKUNF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-on Reset | 00000h | Or-1 110r | 1 | 1 | 1 | 0 | u | u |
| $\overline{\text { MCLR }}$ Reset during normal operation | 00000h | Or-u uuur | u | u | u | u | u | u |
| Software Reset during normal operation | 00000h | Or-0 uuur | 0 | u | u | u | u | u |
| Stack Full Reset during normal operation | 00000h | Or-u uu1r | u | u | u | 1 | u | 1 |
| Stack Underflow Reset during normal operation | 00000h | Or-u uulr | u | u | u | 1 | 1 | u |
| $\overline{\text { MCLR }}$ Reset during SLEEP | 00000h | Or-u 10ur | u | 1 | 0 | u | u | u |
| WDT Reset | 00000h | 0r-u 01ur | u | 0 | 1 | u | u | u |
| WDT Wake-up | PC + 2 | ur-u 00ur | u | 0 | 0 | u | u | u |
| Interrupt wake-up from SLEEP | $\mathrm{PC}+2^{(1)}$ | ur-u 00ur | u | 0 | 0 | u | u | u |

Legend: $u=$ unchanged, $x=$ unknown, $-=$ unimplemented bit, read as ' 0 ', $r=$ reserved, maintain ' 0 '
Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector ( 000008 h or 000018 h ).

## PIC18C601/801

FIGURE 3-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VdD)


FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1


FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VdD): CASE 2


FIGURE 3-6: SLOW RISE TIME (MCLR TIED TO VDD)


FIGURE 3-7: TIME-OUT SEQUENCE ON POR W/ PLL ENABLED ( $\overline{\text { MCLR }}$ TIED TO Vdd)


## PIC18C601/801

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

| Register | Applicable Devices |  | Power-on Reset | MCLR Reset <br> WDT Reset <br> Reset Instruction <br> Stack Over/Underflow Reset | Wake-up via WDT or Interrupt |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TOSU | 601 | 801 | ---0 0000 | ---0 0000 | ---u uuuu ${ }^{(3)}$ |
| TOSH | 601 | 801 | 00000000 | 00000000 | uuuu uuuu ${ }^{(3)}$ |
| TOSL | 601 | 801 | 00000000 | 00000000 | uuuu uxuu ${ }^{(3)}$ |
| STKPTR | 601 | 801 | 00-0 0000 | 00-0 0000 | uu-u uuuu ${ }^{(3)}$ |
| PCLATU | 601 | 801 | ---0 0000 | ---0 0000 | ---u uuuu |
| PCLATH | 601 | 801 | 00000000 | 00000000 | uuuu uuuu |
| PCL | 601 | 801 | 00000000 | 00000000 | $\mathrm{PC}+2^{(2)}$ |
| TBLPTRU | 601 | 801 | --00 0000 | --00 0000 | --uu uuuu |
| TBLPTRH | 601 | 801 | 00000000 | 00000000 | uuuu uuuu |
| TBLPTRL | 601 | 801 | 00000000 | 00000000 | uuuu uuuu |
| TABLAT | 601 | 801 | 00000000 | 00000000 | uuuu uuuu |
| PRODH | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PRODL | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| INTCON | 601 | 801 | 0000 000x | 0000 000u | uuuu uuuu ${ }^{(1)}$ |
| INTCON2 | 601 | 801 | 1111 -1-1 | 1111 -1-1 | uuuu -u-u ${ }^{(1)}$ |
| INTCON3 | 601 | 801 | 11-0 0-00 | 11-0 0-00 | uu-u u-uu ${ }^{(1)}$ |
| INDF0 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| POSTINC0 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| POSTDEC0 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| PREINC0 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| PLUSW0 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| FSROH | 601 | 801 | ---- 0000 | ---- 0000 | ---- uuuu |
| FSR0L | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| WREG | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| INDF1 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| POSTINC1 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| POSTDEC1 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| PREINC1 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| PLUSW1 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| FSR1H | 601 | 801 | ---- 0000 | ---- 0000 | ---- uuuu |
| FSR1L | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| BSR | 601 | 801 | ---- 0000 | ---- 0000 | ---- uuuu |
| INDF2 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |

Legend: $u=$ unchanged, $x=$ unknown, $-=$ unimplemented bit, read as ' 0 ', $q=$ value depends on condition, $r=$ reserved, maintain ' 0 '
Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector ( 00008 h or 00018 h ).
3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH, and TOSL are updated with the current value of the PC. The SKPTR is modified to point to the next location in the hardware stack.
4: See Table 3-2 for RESET value for specific condition.
5: This is not a physical register. It is an indirect pointer that addresses another register. The contents returned is the value contained in the addressed register.

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

| Register | Applicable Devices |  | Power-on Reset | MCLR Reset WDT Reset Reset Instruction Stack Over/Underflow Reset | Wake-up via WDT or Interrupt |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POSTINC2 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| POSTDEC2 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| PREINC2 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| PLUSW2 | 601 | 801 | (Note 5) | (Note 5) | (Note 5) |
| FSR2H | 601 | 801 | ---- 0000 | ---- 0000 | ---- uuuu |
| FSR2L | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| STATUS | 601 | 801 | ---x xxxx | ---u uuuu | ---u uuuu |
| TMROH | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TMROL | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TOCON | 601 | 801 | 11111111 | 11111111 | uuuu uuuu |
| OSCCON | 601 | 801 | --00 0-00 | --uu u-u0 | --uu u-uu |
| LVDCON | 601 | 801 | --00 0101 | --00 0101 | --uu uuuu |
| WDTCON | 601 | 801 | ---- 1111 | ---- uuuu | ---- uuuu |
| RCON ${ }^{(4)}$ | 601 | 801 | 0r-1 11qr | 0r-1 qqur | ur-u qqur |
| TMR1H | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TMR1L | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| T1CON | 601 | 801 | 0-00 0000 | u-uu uuuu | u-uu uuuu |
| TMR2 | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PR2 | 601 | 801 | 11111111 | 11111111 | 11111111 |
| T2CON | 601 | 801 | -000 0000 | -000 0000 | -uuu uuuu |
| SSPBUF | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| SSPADD | 601 | 801 | 00000000 | 00000000 | uuuu uuuu |
| SSPSTAT | 601 | 801 | 00000000 | 00000000 | uuuu uuuu |
| SSPCON1 | 601 | 801 | 00000000 | 00000000 | uuuu uuuu |
| SSPCON2 | 601 | 801 | 00000000 | 00000000 | uuuu uuuu |
| ADRESH | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| ADRESL | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| ADCON0 | 601 | 801 | --00 0000 | --00 0000 | --uu uuuu |
| ADCON1 | 601 | 801 | -000 0000 | -000 0000 | -uuu uuuu |
| ADCON2 | 601 | 801 | 0--- -000 | 0--- -000 | u--- -uuu |
| CCPR1H | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCPR1L | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCP1CON | 601 | 801 | --00 0000 | --00 0000 | --uu uuuu |

Legend: $u=$ unchanged, $x=$ unknown, - = unimplemented bit, read as ' 0 ', $q=$ value depends on condition, $r=$ reserved, maintain ' 0 '
Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (00008h or 00018h).
3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH, and TOSL are updated with the current value of the PC. The SKPTR is modified to point to the next location in the hardware stack.
4: See Table 3-2 for RESET value for specific condition.
5: This is not a physical register. It is an indirect pointer that addresses another register. The contents returned is the value contained in the addressed register.

## PIC18C601/801

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

| Register | Applicable Devices |  | Power-on Reset | $\overline{\text { MCLR Reset }}$ WDT Reset Reset Instruction Stack Over/Underflow Reset | Wake-up via WDT or Interrupt |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CCPR2H | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCPR2L | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CCP2CON | 601 | 801 | --00 0000 | --00 0000 | --uu uuuu |
| TMR3H | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TMR3L | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| T3CON | 601 | 801 | 00000000 | uuuu uuuu | uuuu uuuu |
| SPBRG | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| RCREG | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TXREG | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TXSTA | 601 | 801 | $0000-01 x$ | $0000-01 u$ | uuuu -uuu |
| RCSTA | 601 | 801 | 0000 000x | 0000 000u | uuuu uuuu |
| IPR2 | 601 | 801 | -1-- 1111 | -1-- 1111 | -u-- uuuu |
| PIR2 | 601 | 801 | -1-- 0000 | -1-- 0000 | -u-- uиuu ${ }^{(1)}$ |
| PIE2 | 601 | 801 | -1-- 0000 | -1-- 0000 | -u-- uuuu |
| IPR1 | 601 | 801 | 11111111 | 11111111 | uuuu uuuu |
|  | 601 | 801 | -111 1111 | -111 1111 | -uuu uuuu |
| PIR1 | 601 | 801 | 00000000 | 00000000 | uuuu uuuu ${ }^{(1)}$ |
|  | 601 | 801 | -000 0000 | -000 0000 | - uuu uuuu ${ }^{(1)}$ |
| PIE1 | 601 | 801 | 00000000 | 00000000 | uuuu uuuu |
|  | 601 | 801 | -000 0000 | -000 0000 | - uuu uuuu |
| MEMCON | 601 | 801 | 0000--00 | $0000--00$ | uuuu --uu |
| TRISJ | 601 | 801 | 11111111 | 11111111 | uuuu uuuu |
| TRISH | 601 | 801 | 11111111 | 11111111 | uuuu uuuu |
| TRISG | 601 | 801 | ---1 1111 | ---1 1111 | ---u uuuu |
| TRISF | 601 | 801 | 11111111 | 11111111 | uuuu uuuu |
| TRISE | 601 | 801 | 11111111 | 11111111 | uuuu uuuu |
| TRISD | 601 | 801 | 11111111 | 11111111 | uuuu uuuu |
| TRISC | 601 | 801 | 11111111 | 11111111 | uuuu uuuu |
| TRISB | 601 | 801 | 11111111 | 11111111 | uuuu uuuu |
| TRISA | 601 | 801 | --11 1111 | --11 1111 | --uu uuuu |
| LATG | 601 | 801 | ---x xxxx | ---u uuuu | ---u uuuu |
| LATF | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| LATE | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |

Legend: $u=$ unchanged, $x=$ unknown, $-=$ unimplemented bit, read as ' 0 ', $q=$ value depends on condition, $r=$ reserved, maintain ' 0 '
Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector ( 00008 h or 00018 h ).
3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH, and TOSL are updated with the current value of the PC. The SKPTR is modified to point to the next location in the hardware stack.
4: See Table 3-2 for RESET value for specific condition.
5: This is not a physical register. It is an indirect pointer that addresses another register. The contents returned is the value contained in the addressed register.

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

| Register | Applicable Devices |  | Power-on Reset | MCLR Reset <br> WDT Reset <br> Reset Instruction <br> Stack Over/Underflow Reset | Wake-up via WDT or Interrupt |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LATD | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| LATC | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| LATB | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| LATA | 601 | 801 | --xx xxxx | --uu uuuu | --uu uuuu |
| PORTJ | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTH | 601 | 801 | 0000 xxxx | 0000 uuuu | uuuu uuuu |
| PORTG | 601 | 801 | ---x xxxx | ---u uuuu | ---u uuuu |
| PORTF | 601 | 801 | xxxx x000 | uuuu u000 | uuuu uuuu |
| PORTE | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTD | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTC | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTB | 601 | 801 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTA | 601 | 801 | --0x 0000 | --0u 0000 | --uu uuuu |
| CSEL2 | 601 | 801 | 11111111 | uuuu uuuu | uuuu uuuu |
| CSELIO | 601 | 801 | 11111111 | uuuu uuuu | uuuu uuuu |

Legend: $u=$ unchanged, $x=$ unknown, $-=$ unimplemented bit, read as ' 0 ', $q=$ value depends on condition, $r=$ reserved, maintain ' 0 '
Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (00008h or 00018h).
3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH, and TOSL are updated with the current value of the PC. The SKPTR is modified to point to the next location in the hardware stack.
4: See Table 3-2 for RESET value for specific condition.
5: This is not a physical register. It is an indirect pointer that addresses another register. The contents returned is the value contained in the addressed register.

## PIC18C601/801

NOTES:

### 4.0 MEMORY ORGANIZATION

There are two memory blocks in PIC18C601/801 devices. These memory blocks are:

- Program Memory
- Data Memory

Each block has its own bus so that concurrent access can occur.

### 4.1 Program Memory Organization

PIC18C601/801 devices have a 21-bit program counter that is capable of addressing up to 2 Mbyte of external program memory space. The PIC18C601 has an external program memory address space of 256 Kbytes. Any program fetch or TBLRD from a program location greater than 256K will return all NOPs. The PIC18C801 has an external program memory address space of 2Mbytes. Refer to Section 5.0 ("External Memory Interface") for additional details.
The RESET vector address is mapped to 000000h and the interrupt vector addresses are at 000008 h and 000018h. PIC18C601/801 devices have a 31-level stack to store the program counter values during subroutine calls and interrupts. Figure 4-1 shows the program memory map and stack for PIC18C601. Figure 4-2 shows the program memory map and stack for the PIC18C801.

### 4.1.1 "BOOT RAM" PROGRAM MEMORY

PIC18C601/801 devices have a provision for configuring the last 512 bytes of general purpose user RAM as program memory, called "Boot RAM". This is achieved by configuring the PGRM bit in the MEMCON register to '1'. (Refer to Section 5.0, "External Memory Interface" for more information.) When the PGRM bit is ' 1 ', the RAM located in data memory locations 400h through 5FFh (bank 4 through 5) is mapped to program memory locations 1FFE00h to 1FFFFFh.
When configured as program memory, the Boot RAM is to be used as a temporary "boot loader" for programming purposes. It can only be used for program execution. A read from locations 400 h to 5 FFh in data memory returns all ' 0 's. Any attempt to write this RAM as data memory when PGRM $=1$, does not modify any of these locations. TBLWT instructions to these locations will cause writes to occur on the external memory bus. The boot RAM program memory cannot be modified using TBLWT instruction. TBLRD instructions from boot RAM will read memory located on the external memory bus, not from the on-board RAM. Constants that are stored in boot RAM are retrieved using the RETLW instruction.
The default RESET state (power-up) for the PGRM bit is ' 0 ', which configures 1.5 K of data RAM and all program memory as external. The PGRM bit can be set and cleared in the software.
When execution takes place from "Boot RAM", the external system bus and all of its control signals will be deactivated. If execution takes place from outside of "Boot RAM", the external system bus and all of its control signals are activated again.
Figure 4-3 and Figure 4-4 show the program memory map and stack for PIC18C601 and PIC18C801, when the PGRM bit is set.

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR PIC18C601 (PGRM = 0)


FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR PIC18C801 (PGRM = 0)


FIGURE 4-3: PROGRAM MEMORY MAP AND STACK FOR PIC18C601 (PGRM = 1)


INTERNAL MEMORY
EXTERNAL MEMORY

## PIC18C601/801

FIGURE 4-4: PROGRAM MEMORY MAP AND STACK FOR PIC18C801 (PGRM = 1)



### 4.1.2 BOOT LOADER

When configured as Program Memory, Boot RAM can be used as a temporary "Boot Loader" for programming purposes. If an external memory device is used as program memory, any updates performed by the user program will have to be performed in the "Boot RAM", because the user program cannot program and fetch from external memory, simultaneously.

A typical boot loader execution and external memory programming sequence would be as follows:

- The boot loader program is transferred from the external program memory to the last 2 banks of data RAM by TBLRD and MOVWF instructions.
- Once the "boot loader" program is loaded into internal memory and verified, open combination lock and set PGRM bit to configure the data RAM into program RAM.
- Jump to beginning of Boot code in Boot RAM. Program execution begins in Boot RAM to begin programming the external memory. System bus changes to an inactive state.
- Boot loader program performs the necessary external TBLWT and TBLWRD instructions to perform programming functions.
- When the boot loader program is finished programming external memory, jump to known valid external program memory location and clear PGRM bit in MEMCON register to set Boot RAM as data memory, or reset the part.


### 4.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a PUSH, CALL or RCALL instruction is executed, or an interrupt is acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the return instructions.
The stack operates as a 31-word by 21-bit stack memory and a five-bit stack pointer, with the stack pointer initialized to 00000 b after all RESETS. There is no RAM associated with stack pointer 00000 b . This is only a RESET value. During a CALL type instruction, causing a push onto the stack, the stack pointer is first incremented and the RAM location pointed to by the stack pointer is written with the contents of the PC. During a RETURN type instruction, causing a pop from the stack, the contents of the RAM location indicated by the STKPTR is transferred to the PC and then the stack pointer is decremented.
The stack space is not part of either program or data space. The stack pointer is readable and writable, and the data on the top of the stack is readable and writable through SFR registers. Status bits STKOVF and STKUNF in STKPTR register, indicate whether stack over/underflow has occurred or not.

### 4.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL, allow access to the contents of the stack location indicated by the STKPTR register. This allows users to implement a software stack, if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.
The user should disable the global interrupt enable bits during this time to prevent inadvertent stack operations.

### 4.2.2 RETURN STACK POINTER (STKPTR)

The STKPTR register contains the stack pointer value, the STKFUL (stack full) status bit, and the STKUNF (stack underflow) status bits. Register 4-1 shows the STKPTR register. The value of the stack pointer can be 0 through 31. The stack pointer increments when values are pushed onto the stack and decrements when values are popped off the stack. At RESET, the stack pointer value will be 0 . The user may read and write the stack pointer value. This feature can be used by a Real Time Operating System for return stack maintenance.
After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit can only be cleared in software or by a POR. Any subsequent push operation that causes stack overflow will be ignored.
The action that takes place when the stack becomes full, depends on the state of STVREN (stack overflow RESET enable) configuration bit in CONFIG4L register. Refer to Section 4.2.4 for more information. If STVREN is set (default), stack over/underflow will set the STKFUL bit, and reset the device. The STKFUL bit will remain set and the stack pointer will be set to 0 .
If STVREN is cleared, the STKFUL bit will be set on the 31st push and the stack pointer will increment to 31. All subsequent push attempts will be ignored and STKPTR remains at 31.
When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the stack pointer remains at 0 . The STKUNF bit will remain set until cleared in software, or a POR occurs.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the RESET vector, where the stack conditions can be verified and appropriate actions can be taken.

## PIC18C601/801

REGISTER 4-1: STKPTR - STACK POINTER REGISTER

| R/C-0 |
| :--- |
| R/C-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0  <br> STKFUL STKUNF - SP4 SP3 SP2 SP1 SP0 <br> bit 7        |

bit 7 STKFUL: Stack Full Flag bit
1 = Stack became full or overflowed
0 = Stack has not become full or overflowed
bit 6 STKUNF: Stack Underflow Flag bit
1 = Stack underflow occurred
$0=$ Stack underflow did not occur
bit 5 Unimplemented: Read as ' 0 '
bit 4-0 SP4:SP0: Stack Pointer Location bits

Note: Bit 7 and bit 6 can only be cleared in user software, or by a POR.
Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad C=$ Clearable bit |

FIGURE 4-5: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS


Note 1: No RAM is associated with this address; always maintained ' 0 's.

### 4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pop values off the stack, without disturbing normal program execution, is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the stack pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place a return address on the stack.
The POP instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

### 4.2.4 STACK FULL/UNDERFLOW RESETS

These RESETS are enabled/disabled by programming the STVREN configuration bit in CONFIG4L register.
When the STVREN bit is disabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a RESET. When the STVREN bit is enabled, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a RESET. The STKFUL or STKUNF bits are only cleared by the user software or a POR.

### 4.3 Fast Register Stack

A "fast return" option is available for interrupts and calls. A fast register stack is provided for the STATUS, WREG and BSR registers, and is only one layer in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the fast register stack are then loaded back into the working registers, if the fast return instruction is used to return from the interrupt.

A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten.
If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.
If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a fast call instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE

| CALL SUB1, FAST | ; STATUS, WREG, BSR |  |
| :---: | :--- | :--- |
|  |  |  |
|  | ;SAVED IN FAST REGISTER |  |

## PIC18C601/801

### 4.4 PCL, PCLATH and PCLATU

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 -bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the $\mathrm{PC}<15: 8>$ bits and is not directly readable or writable. Updates to the PCH register may be performed through the PCLATH register. The upper byte is called PCU. This register contains the $\mathrm{PC}<20: 16>$ bits and is not directly readable or writable. Updates to the PCU register may be performed through the PCLATU register.
The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSb of the PCL is fixed to a value of ' 0 '. The PC increments by 2 to address sequential instructions in the program memory.
The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (See Section 4.8.1).

### 4.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1 or PLL output) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 4-6.

FIGURE 4-6: CLOCK/INSTRUCTION CYCLE


### 4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined, such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), two cycles are required to complete the instruction (Example 4-2).
A fetch cycle begins with the program counter (PC) incrementing in Q1.
In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

### 4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = '0'). Figure 4-1 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 4.4).
The CALL and Goto instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to $\mathrm{PC}<20: 1>$, which accesses the desired byte address in program memory. Instruction \#2 in Figure 4-1 shows how the instruction "GOTO $0 \times 06$ " is encoded in the program memory. Program branch instructions that encode a relative address offset operate in the same manner. The offset value stored in a branch instruction represents the number of single word instructions by which the PC will be offset. Section 20.0 provides further details of the instruction set.

## EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

## TABLE 4-1: INSTRUCTIONS IN PROGRAM MEMORY

| Instruction | Opcode | Memory | Address |
| :---: | :---: | :---: | :---: |
| - | - | - | 000007h |
| MOVLW 055h | 0E55h | 55h | 000008h |
|  |  | 0Eh | 000009h |
| Gото 000006h | EF03h, F000h | 03h | 00000Ah |
|  |  | EFh | 00000Bh |
|  |  | 00h | 00000Ch |
|  |  | FOh | 00000Dh |
| MOVFF 123h, 456h | C123h, F456h | 23h | 00000Eh |
|  |  | C1h | 00000Fh |
|  |  | 56h | 000010h |
|  |  | F4h | 000011h |
| - | - | - | 000012h |

## PIC18C601/801

### 4.7.1 TWO-WORD INSTRUCTIONS

PIC18C601/801 devices have four two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the four MSB's set to 1's and is a special kind of NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that changes the PC and skips one instruction. A program example that demonstrates this concept is shown in Example 4-3. Refer to Section 19.0 for further details of the instruction set.

### 4.8 Lookup Tables

Lookup tables are implemented two ways:

- Computed Goto
- Table Reads


### 4.8.1 COMPUTED Gото

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).
A lookup table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table, before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions that returns the value 0 xnn to the calling function.

The offset value (value in WREG) specifies the number of bytes that the program counter should advance.
In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.
Warning: The LSb of the PCL is fixed to a value of ' 0 '. Hence, computed Gото to an odd address is not possible.

### 4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Lookup table data may be stored as 2 bytes per program word by using table reads and writes. The table pointer (TBLPTR) specifies the byte address and the table latch (TABLAT) contains the data that is read from, or written to, program memory. Data is transferred to/from program memory one byte at a time.
A description of the Table Read/Table Write operation is shown in Section 6.0.

Note: If execution is taking place from Boot RAM Program Memory, RETLW instructions must be used to read lookup values from the Boot RAM itself.

EXAMPLE 4-3: Two-Word Instructions


### 4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 4-8 shows the data memory organization for PIC18C601/801 devices.
The data memory map is divided into banks that contain 256 bytes each. The lower four bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.
The data memory contains Special Function Registers (SFR) and General Purpose Registers (GPR). The SFR's are used for control and status of the controller and peripheral functions, while GPR's are used for data storage and scratch pad operations in the user's application. The SFR's start at the last location of Bank 15 (OFFFh) and grow downwards. GPR's start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.
GPR banks 4 and 5 serve as a Program Memory called "Boot RAM", when PGRM bit in MEMCON is set. When PGRM bit is set, any read from "Boot RAM" returns ' 0 's, while any write to it is ignored.
The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of a File Select Register (FSR). Each FSR holds a 12-bit address value that can be used to access any location in the Data Memory map without banking.
The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing, or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access bank. Section 4.10 provides a detailed description of the Access bank.

### 4.9.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly. Indirect addressing operates through the File Select Registers (FSR). The operation of indirect addressing is shown in Section 4.12.
PIC18C601/801 devices have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other RESETS.
Data RAM is available for use as GPR registers by all instructions. Bank 15 (0F80h to OFFFh) contains SFR's. All other banks of data memory contain GPR registers starting with bank 0 .

### 4.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 4-2.
The SFR's can be classified into two sets: those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.
The SFRs are typically distributed among the peripherals whose functions they control.
The unused SFR locations are unimplemented and read as '0's. See Table 4-2 for addresses for the SFRs.

### 4.9.3 SECURED ACCESS REGISTERS

PIC18C601/801 devices contain software programming options for safety critical peripherals. Because these safety critical peripherals can be programmed in software, registers used to control these peripherals are given limited access by the user code. This way, errant code will not accidentally change settings in peripherals that could cause catastrophic results.
The registers that are considered safety critical are the Watchdog Timer register (WDTCON), the External Memory Control register (MEMCON), the Oscillator Control register (OSCCON) and the Chip Select registers (CSSEL2 and CSELIO).
Two bits called Combination Lock (CMLK) bits, located in the lower two bits of the PSPCON register, must be set in sequence by user code to gain access to Secured Access registers.

## PIC18C601/801

## REGISTER 4-2: PSPCON REGISTER

| U-O | U-0 | U-0 | U-0 | U-0 | U-0 | W-0 | W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | CMLK1 | CMLK0 |
| bit 7 |  |  |  |  |  |  |  |

bit 7-2 Unimplemented: Read as ' 0 '
bit 1-0 CMLK<1:0>: Combination Lock bits

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

The Combination Lock bits must be set sequentially, meaning that as soon as Combination Lock bit CMLK1 is set, the second Combination Lock bit CMLK0 must be set on the following instruction cycle. If user waits more than one machine cycle to set the second bit after setting the first, both bits will automatically be cleared in hardware and the lock will remain closed. To satisfy this condition, all interrupts must be disabled before attempting to unlock the Combination Lock. Once secured registers are modified, interrupts may be re-enabled.
Each instruction must only modify one combination lock bit at a time. This means, user code must use the BSF instruction to set CMLK bits in the PSPCON register.

Note: The Combination Lock bits are write-only bits. These bits will always return ' 0 ' when read.

When the Combination Lock is opened, the user will have three instruction cycles to modify the safety critical register of choice. After three instruction cycles have expired, the CMLK bits are cleared, the lock will close and the user will have to set the CMLK bits again, in order to open the lock. Since there are only three instruction cycles allowed after the Combination Lock is opened, if a subroutine is used to unlock Combination Lock bits, user code must preload WREG with the desired value, call unlock subroutine, and write to the desired safety critical register itself.

Note: $\quad$ Successive attempts to unlock the Combination Lock must be separated by at least three instruction cycles.

EXAMPLE 4-4: COMBINATION UNLOCK SUBROUTINE EXAMPLE CODE


## EXAMPLE 4-5: COMBINATION UNLOCK MACRO EXAMPLE CODE

```
UNLOCK_N_MODIFY @REG MACRO
    BCF INTCON, GIE ; Disable interrupts
    BSF PSPCON, CMLK1
    BSF PSPCON, CMLKO
    MOVWF @REG ; Modify given register
    BSF INTCON, GIE ; Enable interrupts
    ENDM
MOVLW 5Ah ; Preload WREG for OSCCON register
UNLOCK_N_MODIFY OSCCON ; Modify OSCCON
```

FIGURE 4-7: $\quad$ THE DATA MEMORY MAP FOR PIC18C801/601 (PGRM = 0)


FIGURE 4-8: DATA MEMORY MAP FOR PIC18C601/801 (PGRM = 1)


FIGURE 4-9: SPECIAL FUNCTION REGISTER MAP

| FFFh | TOSU | FDFh | INDF2 | FBFh | CCPR1H | F9Fh | IPR1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FFEh | TOSH | FDEh | POSTINC2 | FBEh | CCPR1L | F9Eh | PIR1 |
| FFDh | TOSL | FDDh | POSTDEC2 | FBDh | CCP1CON | F9Dh | PIE1 |
| FFCh | STKPTR | FDCh | PREINC2 | FBCh | CCPR2H | F9Ch | MEMCON |
| FFBh | PCLATU | FDBh | PLUSW2 | FBBh | CCPR2L | F9Bh | - |
| FFAh | PCLATH | FDAh | FSR2H | FBAh | CCP2CON | F9Ah | TRISJ |
| FF9h | PCL | FD9h | FSR2L | FB9h | Reserved | F99h | TRISH |
| FF8h | TBLPTRU | FD8h | STATUS | FB8h | Reserved | F98h | TRISG |
| FF7h | TBLPTRH | FD7h | TMROH | FB7h | Reserved | F97h | TRISF |
| FF6h | TBLPTRL | FD6h | TMROL | FB6h | - | F96h | TRISE |
| FF5h | TABLAT | FD5h | TOCON | FB5h | - | F95h | TRISD |
| FF4h | PRODH | FD4h | Reserved | FB4h | - | F94h | TRISC |
| FF3h | PRODL | FD3h | OSCCON | FB3h | TMR3H | F93h | TRISB |
| FF2h | INTCON | FD2h | LVDCON | FB2h | TMR3L | F92h | TRISA |
| FF1h | INTCON2 | FD1h | WDTCON | FB1h | T3CON | F91h | LATJ |
| FFOh | INTCON3 | FDOh | RCON | FB0h | PSPCON | F90h | LATH |
| FEFh | INDF0 | FCFh | TMR1H | FAFh | SPBRG | F8Fh | LATG |
| FEEh | POSTINC0 | FCEh | TMR1L | FAEh | RCREG | F8Eh | LATF |
| FEDh | POSTDEC0 | FCDh | T1CON | FADh | TXREG | F8Dh | LATE |
| FECh | PREINC0 | FCCh | TMR2 | FACh | TXSTA | F8Ch | LATD |
| FEBh | PLUSW0 | FCBh | PR2 | FABh | RCSTA | F8Bh | LATC |
| FEAh | FSROH | FCAh | T2CON | FAAh | - | F8Ah | LATB |
| FE9h | FSR0L | FC9h | SSPBUF | FA9h | - | F89h | LATA |
| FE8h | WREG | FC8h | SSPADD | FA8h | - | F88h | PORTJ |
| FE7h | INDF1 | FC7h | SSPSTAT | FA7h | CSEL2 | F87h | PORTH |
| FE6h | POSTINC1 | FC6h | SSPCON1 | FA6h | CSELIO | F86h | PORTG |
| FE5h | POSTDEC1 | FC5h | SSPCON2 | FA5h | - | F85h | PORTF |
| FE4h | PREINC1 | FC4h | ADRESH | FA4h | - | F84h | PORTE |
| FE3h | PLUSW1 | FC3h | ADRESL | FA3h | - | F83h | PORTD |
| FE2h | FSR1H | FC2h | ADCON0 | FA2h | IPR2 | F82h | PORTC |
| FE1h | FSR1L | FC1h | ADCON1 | FA1h | PIR2 | F81h | PORTB |
| FEOh | BSR | FCOh | ADCON2 | FAOh | PIE2 | F80h | PORTA |

TABLE 4-2: REGISTER FILE SUMMARY - PIC18C601/801

| File Name |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on all other RESETS ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FFFh | TOSU | - | - | - | Top-of-Sta | Jpper | OS<20 |  |  | ---0 0000 | ---0 0000 |
| FFEh | TOSH | Top-of-Stack High Byte (TOS<15:8>) |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FFDh | TOSL | Top-of-Stack Low Byte (TOS<7:0>) |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FFCh | STKPTR | STKOVF | STKUNF | - | Return Stack Pointer |  |  |  |  | 00-0 0000 | 00-0 0000 |
| FFBh | PCLATU | - | - | - | Holding Register for PC<20:16> |  |  |  |  | ---0 0000 | ---0 0000 |
| FFAh | PCLATH | Holding Register for PC<15:8> |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FF9h | PCL | PC Low Byte (PC<7:0>) |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FF8h | TBLPTRU | - | - | $r$ | Program Memory Table Pointer Upper Byte (TBLPTR<20:16>) |  |  |  |  | --r0 0000 | --ro 0000 |
| FF7h | TBLPTRH | Program Memory Table Pointer High Byte (TBLPTR<15:8>) |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FF6h | TBLPTRL | Program Memory Table Pointer Low Byte (TBLPTR<7:0>) |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FF5h | TABLAT | Program Memory Table Latch |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FF4h | PRODH | Product Register High Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FF3h | PRODL | Product Register Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FF2h | INTCON | GIE/GIEH | PEIE/GIEL | TMROIE | INTOE | RBIE | TMROIF | INTOF | RBIF | 0000 000x | 0000 000u |
| FF1h | INTCON2 | $\overline{\text { RBPU }}$ | INTEDGO | INTEDG1 | INTEDG2 | - | TOIP | - | RBIP | 1111 -1-1 | 1111 -1-1 |
| FFOh | INTCON3 | INT2P | INT1P | - | INT2E | INT1E | - | INT2F | INT1F | 11-0 0-00 | 11-0 0-00 |
| FEFh | INDF0 | Uses contents of FSR0 to address data memory - value of FSR0 not changed (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FEEh | POSTINC0 | Uses contents of FSR0 to address data memory - value of FSR0 post-incremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FEDh | POSTDEC0 | Uses contents of FSR0 to address data memory - value of FSR0 post-decremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FECh | PREINCO | Uses contents of FSR0 to address data memory - value of FSRO pre-incremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FEBh | PLUSW0 | Uses contents of FSR0 to address data memory -value of FSR0 offset by WREG (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FEAh | FSROH | - | - | - | - | Indirect Data Memory Address Pointer 0 High |  |  |  | ---- xxxx | - uuuu |
| FE9h | FSROL | Indirect Data Memory Address Pointer 0 Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FE8h | WREG | Working Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FE7h | INDF1 | Uses contents of FSR1 to address data memory - value of FSR1 not changed (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FE6h | POSTINC1 | Uses contents of FSR1 to address data memory - value of FSR1 post-incremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FE5h | POSTDEC1 | Uses contents of FSR1 to address data memory - value of FSR1 post-decremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FE4h | PREINC1 | Uses contents of FSR1 to address data memory - value of FSR1 pre-incremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FE3h | PLUSW1 | Uses contents of FSR1 to address data memory - value of FSR1 offset by WREG (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FE2h | FSR1H | - | - | - | - | Indirect Data Memory Address Pointer 1 High |  |  |  | ---- xxxx | ---- uuuu |
| FE1h | FSR1L | Indirect Data Memory Address Pointer 1 Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FEOh | BSR | - | - | - | - | Bank Sele | Register |  |  | ---- 0000 | ---- 0000 |
| FDFh | INDF2 | Uses contents of FSR2 to address data memory - value of FSR2 not changed (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FDEh | POSTINC2 | Uses contents of FSR2 to address data memory - value of FSR2 post-incremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FDDh | POSTDEC2 | Uses contents of FSR2 to address data memory - value of FSR2 post-decremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FDCh | PREINC2 | Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FDBh | PLUSW2 | Uses contents of FSR2 to address data memory -value of FSR2 offset by WREG (not a physical register) |  |  |  |  |  |  |  | N/A | N/A |
| FDAh | FSR2H | - | - | - | - | Indirect D | Memory | ess Poin | High | ---- $x x x x$ | ---- uuuu |
| FD9h | FSR2L | Indirect Data Memory Address Pointer 2 Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FD8h | STATUS | - | - | - | N | OV | Z | DC | C | ---x xxxx | ---u uuuu |

Legend $\quad x=$ unknown, $u=$ unchanged, $-=$ unimplemented, $q=$ value depends on condition, $r=$ reserved
Note 1: Other (non-power-up) RESETS include external RESET through $\overline{M C L R}$ and Watchdog Timer Reset.
2: These registers can only be modified when the Combination Lock is open.
3: These registers are available on PIC18C801 only.

TABLE 4-2: REGISTER FILE SUMMARY - PIC18C601/801 (CONTINUED)

| File Name |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on all other RESETS ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FD7h | TMROH | Timer0 Register High Byte |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FD6h | TMROL | Timer0 Register Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FD5h | TOCON | TMR0ON | 16BIT | TOCS | TOSE | TOPS3 | TOPS2 | TOPS1 | TOPS0 | 11111111 | 11111111 |
| FD4h | Reserved |  |  |  |  |  |  |  |  | rrrr rrrr | rrrr rrrr |
| FD3h | OSCCON ${ }^{(2)}$ | - | - | - | - | LOCK | PLLEN | SCS1 | SCSO | ---- 0000 | ---- uuu0 |
| FD2h | $\mathrm{LVDCON}^{(2)}$ | - | - | IRVST | LVDEN | LVV3 | LVV2 | LVV1 | LVV0 | --00 0101 | --00 0101 |
| FD1h | WDTCON ${ }^{(2)}$ | - | - | - | - | WDPS2 | WDPS1 | WDPS0 | SWDTEN | ---- 0000 | ---- xxxx |
| FD0h | RCON | IPEN | $r$ | - | $\overline{\mathrm{RI}}$ | TO | $\overline{\mathrm{PD}}$ | $\overline{\text { POR }}$ | $r$ | 00-1 11qq | 00-q qquu |
| FCFh | TMR1H | Timer1 Register High Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FCEh | TMR1L | Timer1 Register Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FCDh | T1CON | RD16 | - | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | 0-00 0000 | u-uu uuuu |
| FCCh | TMR2 | Timer2 Register |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FCBh | PR2 | Timer2 Period Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| FCAh | T2CON | - | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPSO | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | -000 0000 |
| FC9h | SSPBUF | SSP Receive Buffer/Transmit Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FC8h | SSPADD | SSP Address Register in $1^{2} \mathrm{C}$ Slave Mode. SSP Baud Rate Reload Register in ${ }^{2} \mathrm{C}$ C Master Mode |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FC7h | SSPSTAT | SMP | CKE | D/ $\bar{A}$ | P | S | R/W | UA | BF | 00000000 | 00000000 |
| FC6h | SSPCON1 | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 00000000 | 00000000 |
| FC5h | SSPCON2 | GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 00000000 | 00000000 |
| FC4h | ADRESH | A/D Result Register High Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FC3h | ADRESL | A/D Result Register Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FC2h | ADCON0 | - | - | CHS3 | CHS2 | CHS1 | CHSO | GO/DONE | ADON | --00 0000 | --00 0000 |
| FC1h | ADCON1 | - | - | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | --00 0000 | --00 0000 |
| FCOh | ADCON2 | ADFM | - | - | - | - | ADCS2 | ADCS1 | ADCS0 | 0--- -000 | 0--- -000 |
| FBFh | CCPR1H | Capture/Compare/PWM Register1 High Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FBEh | CCPR1L | Capture/Compare/PWM Register1 Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FBDh | CCP1CON | - | - | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | --00 0000 | --00 0000 |
| FBCh | CCPR2H | Capture/Compare/PWM Register2 High Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FBBh | CCPR2L | Capture/Compare/PWM Register2 Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FBAh | CCP2CON | - | - | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | --00 0000 | --uu uuuu |
| FB9h | Reserved |  |  |  |  |  |  |  |  | rrrr rrrr | rrrr rrrr |
| FB8h | Reserved |  |  |  |  |  |  |  |  | rrrr rrrr | rrrr rrrr |
| FB7h | Reserved |  |  |  |  |  |  |  |  | rrrr rrrr | rrrr rrrr |
| FB6h |  |  |  |  |  |  |  |  |  |  |  |
| FB5h |  |  |  |  |  |  |  |  |  |  |  |
| FB4h |  |  |  |  |  |  |  |  |  |  |  |
| FB3h | TMR3H | Timer3 Register High Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FB2h | TMR3L | Timer3 Register Low Byte |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| FB1h | T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 00000000 | uuuu uuuu |

Legend $\quad \mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented, $\mathrm{q}=$ value depends on condition, $\mathrm{r}=$ reserved
Note 1: Other (non-power-up) RESETS include external RESET through $\overline{M C L R}$ and Watchdog Timer Reset.
2: These registers can only be modified when the Combination Lock is open.
3: These registers are available on PIC18C801 only.

## PIC18C601/801

TABLE 4-2: REGISTER FILE SUMMARY - PIC18C601/801 (CONTINUED)

| File Name |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on all other RESETS ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FB0h | PSPCON | - | - | - | - | - | - | CMLK1 | CMLKO | ---- --00 | ---- --00 |
| FAFh | SPBRG | USART Baud Rate Generator |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FAEh | RCREG | USART Receive Register |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FADh | TXREG | USART Transmit Register |  |  |  |  |  |  |  | 00000000 | 00000000 |
| FACh | TXSTA | CSRC | TX9 | TXEN | SYNC | - | BRGH | TRMT | TX9D | 0000-010 | 0000-010 |
| FABh | RCSTA | SPEN | RX9 | SREN | CREN | ADEN | FERR | OERR | RX9D | 0000 000x | 0000 000x |
| FAAh |  |  |  |  |  |  |  |  |  |  |  |
| FA9h |  |  |  |  |  |  |  |  |  |  |  |
| FA8h |  |  |  |  |  |  |  |  |  |  |  |
| FA7h | CSEL2 ${ }^{(2)}$ | CSL7 | CSL6 | CSL5 | CSL4 | CSL3 | CSL2 | CSL1 | CSLO | 11111111 | uuuu uuuu |
| FA6h | CSELIO ${ }^{(2)}$ | CSIO7 | CSIO6 | CSIO5 | CSIO4 | CSIO3 | CSIO2 | CSIO1 | CSIOO | 11111111 | uuuu uuuu |
| FA5h |  |  |  |  |  |  |  |  |  |  |  |
| FA4h |  |  |  |  |  |  |  |  |  |  |  |
| FA3h |  |  |  |  |  |  |  |  |  |  |  |
| FA2h | IPR2 | - | - | - | - | BCLIP | LVDIP | TMR3IP | CCP2IP | ---- 1111 | ---- 1111 |
| FA1h | PIR2 | - | - | - | - | BCLIF | LVDIF | TMR3IF | CCP2IF | ---- 0000 | ---- 0000 |
| FAOh | PIE2 | - | - | - | - | BCLIE | LVDIE | TMR3IE | CCP2IE | ---- 0000 | ---- 0000 |
| F9Fh | IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -111 1111 | -111 1111 |
| F9Eh | PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 0000 | -000 0000 |
| F9Dh | PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 0000 | -000 0000 |
| F9Ch | MEMCON ${ }^{(2)}$ | EBDIS | PGRM | WAIT1 | WAITO | - | - | WM1 | WM0 | 0000--00 | 0000--00 |
| F9Bh |  |  |  |  |  |  |  |  |  |  |  |
| F9Ah | TRISJ ${ }^{(3)}$ | Data Direction Control Register for PORTJ |  |  |  |  |  |  |  | 11111111 | 11111111 |
| F99h | TRISH ${ }^{(3)}$ | Data Direction Control Register for PORTH |  |  |  |  |  |  |  | 11111111 | 11111111 |
| F98h | TRISG | - | - | - | Read PORTG Data Latch, Write PORTG Data Latch |  |  |  |  | ---1 1111 | ---1 1111 |
| F96h | TRISF | Read PORTF Data Latch, Write PORTF Data Latch |  |  |  |  |  |  |  | 11111111 | 11111111 |
| F96h | TRISE | Data Direction Control Register for PORTE |  |  |  |  |  |  |  | 11111111 | 11111111 |
| F95h | TRISD | Data Direction Control Register for PORTD |  |  |  |  |  |  |  | 11111111 | 11111111 |
| F94h | TRISC | Data Direction Control Register for PORTC |  |  |  |  |  |  |  | 11111111 | 11111111 |
| F93h | TRISB | Data Direction Control Register for PORTB |  |  |  |  |  |  |  | 11111111 | 11111111 |
| F92h | TRISA | - | - | Data Direction Control Register for PORTA |  |  |  |  |  | --11 1111 | --11 1111 |
| F91h | LATJ ${ }^{(3)}$ | Read PORTJ Data Latch, Write PORTJ Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F90h | LATH $^{(3)}$ | Read PORTH Data Latch, Write PORTH Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F8Fh | LATG | - | - | - | Read POR | Data La | , Write POR | G Data La |  | ---x xxxx | ---u uuuu |
| F8Eh | LATF | Read PORTF Data Latch, Write PORTF Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F8Dh | LATE | Read PORTE Data Latch, Write PORTE Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F8Ch | LATD | Read PORTD Data Latch, Write PORTD Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F8Bh | LATC | Read PORTC Data Latch, Write PORTC Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F8Ah | LATB | Read PORTB Data Latch, Write PORTB Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F89h | LATA | - | - | Read PORTA Data Latch, Write PORTA Data Latch |  |  |  |  |  | --xx xxxx | --uu uuuu |
| F88h | PORTJ ${ }^{(3)}$ | Read PORTJ Pins, Write PORTJ Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F87h | PORTH ${ }^{(3)}$ | Read PORTH pins, Write PORTH Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F86h | PORTG | - | - | - | Read POR | pins, W | PORTG D | Latch |  | ---x xxxx | ---u uuuu |
| F85h | PORTF | Read PORTF pins, Write PORTF Data Latch |  |  |  |  |  |  |  | xxxx xx00 | uuuu un00 |

Legend $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented, $\mathrm{q}=$ value depends on condition, $\mathrm{r}=$ reserved
Note 1: Other (non-power-up) RESETS include external RESET through $\overline{M C L R}$ and Watchdog Timer Reset.
2: These registers can only be modified when the Combination Lock is open.
3: These registers are available on PIC18C801 only.

TABLE 4-2: REGISTER FILE SUMMARY - PIC18C601/801 (CONTINUED)

| File Name |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on all other RESETS ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F84h | PORTE | Read PORTE Pins, Write PORTE Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F83h | PORTD | Read PORTD pins, Write PORTD Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F82h | PORTC | Read PORTC pins, Write PORTC Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F81h | PORTB | Read PORTB pins, Write PORTB Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| F80h | PORTA | - | - | Read PORTA pins, Write PORTA Data Latch |  |  |  |  |  | --0x 0000 | --0u 0000 |

Legend $\quad \mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented, $\mathrm{q}=$ value depends on condition, $\mathrm{r}=$ reserved
Note 1: Other (non-power-up) RESETS include external RESET through $\overline{M C L R}$ and Watchdog Timer Reset.
2: These registers can only be modified when the Combination Lock is open.
3: These registers are available on PIC18C801 only.

## PIC18C601/801

### 4.10 Access Bank

The Access Bank is an architectural enhancement that is very useful for $C$ compiler code optimization. The techniques used by the C compiler are also useful for programs written in assembly.

This data memory region can be used for:

- Intermediate computational values
- Local variables of subroutines
- Faster context saving/switching of variables
- Common variables
- Faster evaluation/control of SFR's (no banking)

The Access Bank is comprised of the upper 128 bytes in Bank 15 (SFR's) and the lower 128 bytes in Bank 0. These two sections will be referred to as Access Bank High and Access Bank Low, respectively. Figure 4-8 indicates the Access Bank areas.
A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register, or in the Access Bank.

When forced in the Access Bank ( $\mathrm{a}=$ ' $0^{\prime}$ ), the last address in Access Bank Low is followed by the first address in Access Bank High. Access Bank High maps all Special Function Registers so that these registers can be accessed without any software overhead.

### 4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's, and writes will have no effect.

A movib instruction has been provided in the instruction set to assist in selecting banks.
If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The STATUS register bits will be set/cleared as appropriate for the instruction performed.
Each Bank extends up to 0FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR, since the 12-bit addresses are embedded into the instruction word.

Section 4.12 provides a description of indirect addressing, which allows linear addressing of the entire RAM space.

FIGURE 4-10: DIRECT ADDRESSING


Note 1: For register file map detail, see Table 4-2.
2: The access bit of the instruction can be used to force an override of the selected bank (BSR<3:0>) to the registers of the Access Bank.
3: The MOVFF instruction embeds the entire 12-bit address in the instruction.

### 4.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. A SFR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 4-11 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.
Indirect addressing is possible by using one of the INDFn ( $0 \leq \mathrm{n} \leq 2$ ) registers. Any instruction using the INDFn register actually accesses the register indicated by the File Select Register, FSRn $(0 \leq n \leq 2)$. Reading the INDFn register itself indirectly ( $\mathrm{FSRn}=$ ' 0 '), will read 00h. Writing to the INDFn register indirectly, results in a no-operation. The FSRn register contains a 12-bit address, which is shown in Figure 4-11.
Example 4-6 shows a simple use of indirect addressing to clear the RAM in Bank 1 (locations 100h-1FFh) in a minimum number of instructions.

EXAMPLE 4-6: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

| LFSR | FSRO, 100h | ; |
| :---: | :--- | :--- |
| NEXTCLRF | POSTINC0 | ; Clear INDF |
|  |  | ; register |
| BTFSS FSROH, 1 | ; All done pointer |  |
|  |  | ; with Bank1? |
| BRA NEXT | ; NO, clear next |  |
| CONTINUE; |  |  |
| $:$ |  | YES, continue |

There are three indirect addressing registers. To address the entire data memory space ( 4096 bytes), these registers are 12-bit wide. To store the 12-bits of addressing information, two 8-bit registers are required. These indirect addressing registers are:

1. FSRO: composed of FSROH:FSROL
2. FSR1: composed of FSR1H:FSR1L
3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDFO, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data.
If an instruction writes a value to INDFO, the value will be written to the address indicated by FSROH:FSROL. A read from INDF1 reads the data from the address indicated by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used.

If INDF0, INDF1, or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1, or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the STATUS bits are not affected.

### 4.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation on one of these five registers determines how the FSR will be modified during indirect addressing.
When data access is done to one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) - INDFn
- Auto-decrement FSRn after an indirect access (post-decrement) - POSTDECn
- Auto-increment FSRn after an indirect access (post-increment) - POSTINCn
- Auto-increment FSRn before an indirect access (pre-increment) - PREINCn
- Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) - PLUSWn
When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the STATUS register. For example, if the indirect address causes the FSR to equal ' 0 ', the $Z$ bit will not be set.
Incrementing or decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.
Adding these features allows the FSRn to be used as a software stack pointer, in addition to its uses for table operations in data memory.
Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the 2's complement value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed.
If an indirect addressing operation is done where the target address is an FSRnH or FSRnL register, the write operation will dominate over the pre- or postincrement/decrement functions.


## PIC18C601/801

FIGURE 4-11: INDIRECT ADDRESSING


Note 1: For register file map detail, see Table 4-2.

### 4.13 STATUS Register

The STATUS register, shown in Register 4-3, contains the arithmetic status of the ALU. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV, or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear all implemented bits and set the $Z$ bit. This leaves the STATUS register as ---0 0100 (where - = unimplemented).
It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the $Z, C, D C, O V$, or $N$ bits from the STATUS register. For other instructions which do not affect the status bits, see Table 20-2.

Note: $\quad$ The C and DC bits operate as a $\overline{\text { borrow }}$ and digit borrow bit respectively, in subtraction.

## REGISTER 4-3: STATUS REGISTER


bit 7-5 Unimplemented: Read as ' 0 '
bit $4 \quad \mathbf{N}$ : Negative bit
This bit is used for signed arithmetic (2's complement). It indicates whether the result of the ALU operation was negative (ALU MSb $=1$ ).
1 = Result was negative
$0=$ Result was positive
bit 3 OV: Overflow bit
This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit 7) to change state.
1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
$0=$ No overflow occurred
bit 2 Z: Zero bit
$1=$ The result of an arithmetic or logic operation is zero
$0=$ The result of an arithmetic or logic operation is not zero
bit 1 DC: Digit carry/borrow bit
For arithmetic addition and subtraction instructions
1 = A carry-out from the 4th low order bit of the result occurred
$0=$ No carry-out from the 4th low order bit of the result
Note: For $\overline{\text { borrow, the polarity is reversed. A subtraction is executed by adding the two's }}$ complement of the second operand. For rotate (RRCF, RRNCF, RLCF, and RLNCF) instructions, this bit is loaded with either the bit 4, or bit 3 of the source register.
bit $0 \quad$ C: Carry/borrow bit
For arithmetic addition and subtraction instructions
$1=A$ carry-out from the most significant bit of the result occurred
$0=$ No carry-out from the most significant bit of the result occurred
Note: For $\overline{\text { borrow, }}$, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRCF, RLCF) instructions, this bit is loaded with either the high, or low order bit of the source register.

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

## PIC18C601/801

### 4.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device RESET. These flags include the $\overline{T O}, \overline{P D}, \overline{\mathrm{POR}}$ and $\overline{\mathrm{RI}}$ bits. This register is readable and writable.

Note: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

## REGISTER 4-4: RCON REGISTER

| R/W-0 | U-0 | U-0 | R/W-1 |  | R/W-1 | $\mathrm{R} / \mathrm{W}-1$ | $\mathrm{R} / \mathrm{W}-0$ | $\mathrm{U}-0$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPEN | r | - | $\overline{\mathrm{RI}}$ | $\overline{\mathrm{TO}}$ | $\overline{\mathrm{PD}}$ | $\overline{\mathrm{POR}}$ | r |  |

## bit 7 IPEN: Interrupt Priority Enable bit

1 = Enable priority levels on interrupts
0 = Disable priority levels on interrupts (16CXXX compatibility mode)
bit 6 Reserved: Maintain as ' 0 '
bit 5 Unimplemented: Read as ' 0 '
bit $4 \quad \overline{\mathbf{R I}}$ : RESET Instruction Flag bit
1 = The RESET instruction was not executed
0 = The RESET instruction was executed causing a device RESET
(must be set in software after RESET instruction was executed)
bit 3 TO: Watchdog Time-out Flag bit
1 = After power-up, CLRWDT instruction, or SLEEP instruction
0 = A WDT time-out occurred
bit $2 \quad$ PD: Power-down Detection Flag bit
1 = After power-up or by the CLRWDT instruction
$0=$ By execution of the SLEEP instruction
bit $1 \quad \overline{\text { POR: Power-on Reset Status bit }}$
1 = A Power-on Reset has not occurred
0 = A Power-on Reset occurred
(must be set in software after a Power-on Reset occurs)
bit 0 Reserved: Maintain as ' 0 '

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |
| $r=$ Reserved |  |  |

### 5.0 EXTERNAL MEMORY INTERFACE

The External Memory Interface is a feature of the PIC18C601/801 that allows the processor to access external memory devices, such as FLASH, EPROM, SRAM, etc. Memory mapped peripherals may also be accessed.
The External Memory Interface physical implementation includes up to 26 pins on the PIC18C601 and up to 38 pins on the PIC18C801. These pins are reserved for external address/data bus functions.

These pins are multiplexed with I/O port pins, but the I/O functions are only enabled when program execution takes place in internal Boot RAM and the EBDIS bit in the MEMCON register is set (see Register 5-1).

### 5.1 Memory Control Register (MEMCON)

Register 5-1 shows the Memory Control Register (MEMCON). This register contains bits used to control the operation of the External Memory Interface.

## REGISTER 5-1: MEMCON REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EBDIS | PGRM | WAIT1 | WAIT0 | - | - | WM1 | WM0 |
| bit7 |  |  |  |  |  |  |  |

bit 7 EBDIS: External Bus Disable
1 = External system bus disabled, all external bus drivers are mapped as I/O ports
$0=$ External system bus enabled, and I/O ports are disabled
bit 6 PGRM: Program RAM Enable
$1=512$ bytes of internal RAM enabled as internal program memory from location 1FFE00h to 1 FFFFFFh, external program memory at these locations is unused. Internal GPR memory from 400 h to 5 FFh is disabled and returns 00 h .
$0=$ Internal RAM enabled as internal GPR memory from 400h to 5FFh. Program memory from location 1FFE00h to 1FFFFFF is configured as external program memory.
bit 5-4 WAIT<1:0>: Table Reads and Writes Bus Cycle Wait Count
$11=$ Table reads and writes will wait 0 Tcy
$10=$ Table reads and writes will wait 1 Tcy
$01=$ Table reads and writes will wait 2 Tcy
$00=$ Table reads and writes will wait 3 TCY
bit 3-2 Unimplemented: Read as '0'
bit 1-0 WM<1:0>: TABLWT Operation with 16-bit Bus
1X = Word Write mode: TABLAT0 and TABLAT1 word output, $\overline{\text { WRH }}$ active when TABLAT1 written
01 = Byte Select mode: TABLAT data copied on both MS and LS Byte, $\overline{W R H}$ and ( $\overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}$ ) will activate
00 = Byte Write mode: TABLAT data copied on both MS and LS Byte, $\overline{\mathrm{WRH}}$ or $\overline{\mathrm{WRL}}$ will activate

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

## PIC18C601/801

### 5.2 8-bit Mode

The External Memory Interface can operate in 8-bit mode. The mode selection is not software configurable, but is programmable via the configuration bits.
There are two types of connections in 8-bit mode. They are referred to as:

- 8-bit Multiplexed
- 8-bit De-Multiplexed


### 5.2.1 8-BIT MULTIPLEXED MODE

The 8-bit Multiplexed mode applies only to the PIC18C601. Data and address lines are multiplexed on port pins and must be decoded with glue logic.
For 8-bit Multiplexed mode on the PIC18C601, the instructions will be fetched as two 8 -bit bytes on a shared data/address bus (PORTD). The two bytes are sequentially fetched within one instruction cycle (TCY).

Therefore, the designer must choose external memory devices according to timing calculations based on $1 / 2$ Tcy (2 times instruction rate). For proper memory speed selection, glue logic propagation delay times must be considered along with setup and hold times.
The Address Latch Enable (ALE) pin indicates that the address bits $A<7: 0>$ are available on the External Memory Interface bus. The $\overline{\mathrm{OE}}$ output enable signal will enable one byte of program memory for a portion of the instruction cycle, then BAO will change and the second byte will be enabled to form the 16 -bit instruction word. The least significant bit of the address, BAO, must be connected to the memory devices in this mode. Figure 5-1 shows an example of 8 -bit Multiplexed mode on the PIC18C601. The control signals used in 8 -bit Multiplexed mode are outlined in Table 5-1. Register 5-2 describes 8-bit Multiplexed mode timing.

FIGURE 5-1: 8-BIT MULTIPLEXED MODE EXAMPLE


Note 1: This signal only applies to Table Writes. See Section 6.0, Table Reads and Writes.

## TABLE 5-1: $\quad 8$-BIT MULTIPLEXED MODE CONTROL SIGNALS

| Name | 8-bit Mux <br> Mode | Function |
| :---: | :---: | :--- |
| RG0/ALE | ALE | Address Latch Enable (ALE) control pin |
| RG1/ $\overline{\mathrm{OE}}$ | OE | Output Enable ( $\overline{\mathrm{OE}})$ control pin |
| RG2/WRL | WRL | Write Low ( $\overline{\mathrm{WRL}})$ control pin |
| RG4/BA0 | BA0 | Byte address bit 0 |
| RF3/ $\overline{\mathrm{CSIO}}$ | CSIO | Chip Select I/O (See Section 5.4) |
| RF5/ $\overline{\mathrm{CS} 1}$ | CS1 | Chip Select 1 (See Section 5.4) |

## FIGURE 5-2: 8-BIT MULTIPLEXED MODE TIMING



### 5.2.2 8-BIT DE-MULTIPLEXED MODE

The 8-bit De-Multiplexed mode applies only to the PIC18C801. Data and address lines are available separately. External components are not necessary in this mode.
For 8-bit De-Multiplexed mode on the PIC18C801, the instructions are fetched as two 8-bit bytes on a dedicated data bus (PORTJ). The address will be presented for the entire duration of the fetch cycle on a separate address bus. The two instruction bytes are sequentially fetched within one instruction cycle (TCY). Therefore, the designer must choose external memory devices according to timing calculations, based on $1 / 2$ TCY (2 times instruction rate). For proper memory speed selection, setup and hold times must be considered.

The Address Latch Enable (ALE) pin is left unconnected, since glue logic is not necessary. The $\overline{\mathrm{OE}}$ output enable signal will enable one byte of program memory for a portion of the instruction cycle, then BAO will change and the second byte will be enabled to form the 16 -bit instruction word. The least significant bit of the address, BA0, must be connected to the memory devices in this mode. Figure $5-3$ shows an example of 8 -bit De-Multiplexed mode on the PIC18C801. The control signals used in 8-bit De-Multiplexed mode are outlined in Register 5-2. Register 5-4 describes 8-bit De-Multiplexed mode timing.

## PIC18C601/801

FIGURE 5-3: 8-BIT DE-MULTIPLEXED MODE EXAMPLE


Note 1: This signal only applies to Table Writes. See Section 6.0, Table Reads and Writes.

TABLE 5-2: 8-BIT DE-MULTIPLEXED MODE CONTROL SIGNALS

| Name | 8-bit De-Mux Mode | Function |
| :---: | :---: | :---: |
| RG0/ALE | ALE | Address Latch Enable (ALE) control pin |
| RG1/OE | OE | Output Enable ( $\overline{\mathrm{OE}})$ control pin |
| RG2/]/̄RL | WRL | Write Low ( $\overline{\mathrm{WRL}})$ control pin |
| RG4/BA0 | BAO | Byte address bit 0 |
| RF3/CSIO | CSIO | Chip Select I/O (See Section 5.4) |
| RF4/ES2 | CS2 | Chip Select 2 (See Section 5.4) |
| RF5/CS1 | CS1 | Chip Select 1 (See Section 5.4) |

## FIGURE 5-4: 8-BIT DE-MULTIPLEXED MODE TIMING



### 5.3 16-bit Mode

The External Memory Interface can operate in 16-bit mode. The mode selection is not software configurable, but is programmable via the configuration bits.
The $W M<1: 0>$ bits in the MEMCON register determine three types of connections in 16-bit mode. They are referred to as:

- 16-bit Byte Write
- 16-bit Word Write
- 16-bit Byte Select

These three different configurations allow the designer maximum flexibility in using 8 -bit and 16 -bit memory devices.

For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the address bits $A<15: 0>$ are available on the External Memory Interface bus. Following the address latch, the output enable signal ( $\overline{\mathrm{OE}}$ ) will enable both bytes of program memory at once to form a 16-bit instruction word.
In Byte Select mode, JEDEC standard FLASH memories will require BAO for the byte address line, and one I/O line, to select between byte and word mode. The other 16 -bit modes do not need BAO. JEDEC standard static RAM memories will use the $\overline{\mathrm{UB}}$ or $\overline{\mathrm{UL}}$ signals for byte selection.

### 5.3.1 16-BIT BYTE WRITE MODE

Figure $5-5$ shows an example of 16 -bit Byte Write mode for the PIC18C601/801.

FIGURE 5-5: 16-BIT BYTE WRITE MODE EXAMPLE


Note 1: This signal only applies to Table Writes. See Section 6.0, Table Reads and Writes.

## PIC18C601/801

### 5.3.2 16-BIT WORD WRITE MODE

Figure 5-6 shows an example of 16-bit Word Write mode for the PIC18C801.

FIGURE 5-6: 16-BIT WORD WRITE MODE EXAMPLE


Note 1: This signal only applies to Table Writes. See Section 6.0, Table Reads and Writes.

### 5.3.3 16-BIT BYTE SELECT MODE

Figure 5-7 shows an example of 16-bit Byte Select mode for the PIC18C801.

FIGURE 5-7: 16-BIT BYTE SELECT MODE EXAMPLE


Note 1: This signal only applies to Table Writes. See Section 6.0, Table Reads and Writes.

### 5.3.4 16-BIT MODE CONTROL SIGNALS

Table 5-3 describes the 16-bit mode control signals for the PIC18C601/801.

TABLE 5-3: PIC18C601/801 16-BIT MODE CONTROL SIGNALS

| Name | 18C601 16-bit Mode | 18C801 16-bit Mode | Function |
| :---: | :---: | :---: | :---: |
| RGO/ALE | ALE | ALE | Address Latch Enable (ALE) control pin |
| RG1/OE | OE | OE | Output Enable ( $\overline{\mathrm{OE}}$ ) control pin |
| RG2/VRL | WRL | WRL | Write Low ( $\overline{\mathrm{WRL}}$ ) control pin |
| RG3/WRH | WRH | WRH | Write High ( $\overline{\mathrm{WRH}}$ ) control pin |
| RG4/BA0 | BAO | BA0 | Byte address bit 0 |
| RF3/CSIO | CSIO | CSIO | Chip Select I/O (See Section 5.4) |
| RF4/CS2 | N/A | CS2 | Chip Select 2 (See Section 5.4) |
| RF5/CS1 | CS1 | CS1 | Chip Select 1 (See Section 5.4) |
| RF6/UB | UB | UB | Upper Byte Enable ( $\overline{\mathrm{UB}}$ ) control pin |
| RF7/LB | LB | LB | Lower Byte Enable ( $\overline{\mathrm{LB}}$ ) control pin |
| I/O | I/O | I/O | I/O as BYTE/WORD control pin for JEDEC FLASH |

### 5.3.5 16-BIT MODE TIMING

Figure 5-8 describes the 16 -bit mode timing for the PIC18C601/801.

FIGURE 5-8: 16-BIT MODE TIMING


## PIC18C601/801

### 5.4 Chip Selects

Chip select signals are used to select regions of external memory and l/O devices for access. The PIC18C801 has three chip selects and all are programmable. The chip select signals are $\overline{\mathrm{CS} 1}, \overline{\mathrm{CS} 2}$ and $\overline{\mathrm{CSIO}} . \overline{\mathrm{CS} 1}$ and $\overline{\mathrm{CS} 2}$ are general purpose chip selects that are used to enable large portions of program memory. $\overline{\mathrm{CSIO}}$ is used to enable external I/O expansion. The PIC18C601uses two of these programmable chip selects: $\overline{\mathrm{CS} 1}$ and $\overline{\mathrm{CSIO}}$.

Two SFRs are used to control the chip select signals. These are CSEL2 and CSELIO (see Register 5-2 and Register 5-3). A chip select signal is asserted low when the CPU makes an access to a dedicated range of addresses specified in the chip select registers, CSEL2 and CSELIO. The 8 -bit value found in either of these registers is decoded as one of 256 , 8K banks of program memory. If both chip select registers are 00 h , all of the chip select signals are disabled and their corresponding pins are configured as I/O. Since the last 512 bytes of program memory are dedicated to internal program RAM, the chip select signals will not activate if the program memory address falls in this range.

## REGISTER 5-2: CSEL2 REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | ---: |
| CSL7 | CSL6 | CSL5 | CSL4 | CSL3 | CSL2 | CSL1 | CSL0 |
| bit 7 |  |  |  |  |  |  |  |

bit 7-0 CSL<7:0>: Chip Select 2 Address Decode bits
$\mathrm{xXh}=$ All eight bits are compared to the Most Significant bits $\mathrm{PC}<20: 13>$ of the program counter. If $P C<20: 13>\geq \mathrm{CSL}<7: 0>$ register, then the $\overline{\mathrm{CS} 2}$ signal is low. If $\mathrm{PC}<20: 13><\mathrm{CSL}<7: 0>, \overline{\mathrm{CS} 2}$ is high.
$00 \mathrm{~h}=\overline{\mathrm{CS} 2}$ is inactive

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' = Bit is set | $\prime 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

## REGISTER 5-3: CSELIO REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | ---: | ---: |
| CSIO7 | CSIO6 | CSIO5 | CSIO4 | CSIO3 | CSIO2 | CSIO1 | CSIO0 |
| bit7 |  |  |  |  |  |  |  |

bit 7-0 CSIO<7:0>: Chip Select IO Address Decode bits
$\mathrm{xxh}=$ All eight bits are compared to the Most Significant bits PC<20:13> of the program counter. If $\mathrm{PC}<20: 13>=\mathrm{CSIO}<7: 0>$, then the $\overline{\mathrm{CSIO}}$ signal is low. If not, $\overline{\mathrm{CSIO}}$ is high. $00 \mathrm{~h}=\overline{\mathrm{CSIO}}$ is inactive

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $\prime 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

### 5.4.1 CHIP SELECT $1(\overline{\mathrm{CS} 1})$

$\overline{\mathrm{CS1}}$ is enabled by writing a value other than 00 h into either the CSEL2 register, or the CSELIO register. If both of the chip select registers are programmed to 00 h , the $\overline{\mathrm{CS} 1}$ signal is not enabled and the RF5 pin is configured as $\mathrm{I} / \mathrm{O}$.
$\overline{\mathrm{CS} 1}$ is low for all addresses in which $\overline{\mathrm{CS} 2}$ and $\overline{\mathrm{CSELIO}}$ are high. Therefore, if $C S E L 2=20 \mathrm{~h}$ and CSELIO $=80 \mathrm{~h}$, then the $\overline{\mathrm{CS} 1}$ signal will be low for the address that falls between 000000 h and ( $2000 \mathrm{~h} \times 20 \mathrm{~h}$ ) $-1=03$ FFFFh. CS1 will always be low for the lower 8 K of program memory. Figure $5-9$ shows an example address map for CS1.

### 5.4.2 CHIP SELECT 2 (CS2)

$\overline{\mathrm{CS} 2}$ is enabled for program memory accesses, starting at the address derived by the 8 -bit value contained in CSEL2. For example, if the value contained in the CSEL2 register is 80 h , then the $\overline{\mathrm{CS}}$ signal will be asserted low whenever the address is greater than or equal to $2000 \mathrm{~h} \times 80 \mathrm{~h}=100000 \mathrm{~h}$.

A 00h value in the CSEL2 register will disable the $\overline{\text { CS2 }}$ signal and will configure the RF4 pin as I/O. Figure 5-9 shows an example address map for $\overline{\mathrm{CS} 2}$.

### 5.4.3 CHIP SELECT I/O ( $\overline{\mathrm{CSIO}})$

$\overline{\mathrm{CSIO}}$ is enabled for a fixed 8 K address range starting at the address defined by the 8 -bit value contained in CSELIO. If, for instance, the value contained in the CSELIO register is 80 h , then the $\overline{\mathrm{CSIO}}$ signal will be low for the address range between 100000 h and 101FFFh.

If the 8 K address block overlaps the address range specified in the CSEL2 register, the $\overline{\mathrm{CSIO}}$ signal will be low, and the $\overline{\mathrm{CS} 2}$ signal will be high, for that region.
A OOh value in the CSELIO register will disable the $\overline{\mathrm{CSIO}}$ signal and will configure the RF3 pin as I/O. Figure $5-9$ shows an example address map for $\overline{\mathrm{CSIO}}$.

FIGURE 5-9: EXAMPLE CONFIGURATION ADDRESS MAP FOR $\overline{\mathbf{C S} 1}, \overline{\mathbf{C S} 2}$, AND $\overline{\mathrm{CSIO}}$


## PIC18C601/801

### 5.5 External Wait Cycles

The external memory interface supports wait cycles. Wait cycles only apply to Table Read and Table Write operations over the external bus. See Section 6.0 for more details.

Since the device execution is tied to instruction fetches, there is no need to execute faster than the fetch rate. So, if the program needs to be slowed, the processor speed must be slowed with a different Tcy time.

### 6.0 TABLE READS/TABLE WRITES

PIC18C601/801 devices use two memory spaces: the external program memory space and the data memory space. Table Reads and Table Writes have been provided to move data between these two memory spaces through an 8-bit register (TABLAT).
The operations that allow the processor to move data between the data and external program memory spaces are:

- Table Read (TBLRD)
- Table Write (TBLWT)

Table Read operations retrieve data from external program memory and place it into the data memory space. Figure 6-1 shows the operation of a Table Read with program and data memory.
Table Write operations store data from the data memory space into external program memory. Figure 6-2 shows the operation of a Table Write with external program and data memory.
Table operations work with byte entities. A table block containing data is not required to be word aligned, so a table block can start and end at any byte address. If a Table Write is being used to write an executable program to program memory, program instructions must be word aligned.

FIGURE 6-1: TABLE READ OPERATION


Note 1: Table Pointer points to a byte in external program memory.

FIGURE 6-2: TABLE WRITE OPERATION


Note 1: Table Pointer points to a byte in external program memory.

## PIC18C601/801

### 6.1 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include:

- TABLAT register
- TBLPTR registers


### 6.1.1 TABLAT - TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8 -bit data during data transfers between program memory and data memory.

### 6.1.2 TBLPTR - TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers (Table Pointer Upper byte, High byte and Low byte). These three registers (TBLPTRU:TBLPTRH:TBLPTRL) join to form a 21-bit wide pointer. The 21-bits allow the device to address up to 2 Mbytes of program memory space.
The table pointer TBLPTR is used by the TBLRD and TBLWRT instructions. These instructions can update the TBLPTR in one of four ways, based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low order 21-bits.

TABLE 6-1: TABLE POINTER OPERATIONS WITH tblrd AND tblwt INSTRUCTIONS

| Example | Operation on Table Pointer |
| :---: | :--- |
| TBLRD* <br> TBLWT* | TBLPTR is not modified |
| TBLRD*+ <br> TBLWT* + | TBLPTR is incremented after the read/write |
| TBLRD*- <br> TBLWT*- | TBLPTR is decremented after the read/write |
| TBLRD+* <br> TBLWT+* | TBLPTR is incremented before the read/write |

### 6.2 Table Read

The TBLRD instruction is used to retrieve data from external program memory and place it into data memory.
TBLPTR points to a byte address in external program memory space. Executing TBLRD places the byte into TABLAT. In addition, TBLPTR can be modified automatically for the next Table Read operation.

Table Reads from external program memory are performed one byte at a time. If the external interface is 8 -bit, the bus interface circuitry in TABLAT will load the external value into TABLAT. If the external interface is 16-bit, interface circuitry in TABLAT will select either the high or low byte of the data from the 16-bit bus, based on the least significant bit of the address.
Example 6-1describes how to use tBlRD. Figure 6-3 and Figure 6-4 show Table Read timings for an 8 -bit external interface, and Figure 6-5 describes Table Read timing for a 16-bit interface.

## EXAMPLE 6-1: TABLE READ CODE EXAMPLE

```
; Read a byte from location 0020h
CLRF TBLPTRU ; clear upper 5 bits of TBLPTR
CLRF TBLPTRH ; clear higher 8 bits of TBLPTR
MOVLW 20h ; Load 20h into
MOVWF TBLPTRL ; TBLPTRL
TBLRD* ; Data is in TABLAT
```

FIGURE 6-3: TBLRD EXTERNAL INTERFACE TIMING (8-BIT MULTIPLEXED MODE)


## PIC18C601/801

FIGURE 6-4: TBLRD EXTERNAL INTERFACE TIMING (8-BIT DE-MULTIPLEXED MODE)


FIGURE 6-5: TBLRD EXTERNAL BUS TIMING (16-BIT MODE)


### 6.3 Table Write

Table Write operations store data from the data memory space into external program memory.
PIC18C601/801devices perform Table Writes one byte at a time. Table Writes to external memory are two-cycle instructions, unless wait states are enabled. The last cycle writes the data to the external memory location.
16-bit interface Table Writes depend on the type of external device that is connected and the $\mathrm{WM}<1: 0$ > bits in the MEMCON register (See Figure 5-2).
Example 6-2 describes how to use TBLWT.

## EXAMPLE 6-2: TABLE WRITE CODE EXAMPLE

```
; Write a byte to location 0020h
CLRF TBLPTRU ; clear upper 5 bits of TBLPTR
CLRF TBLPTRH ; clear higher 8 bits of TBLPTR
MOVLW 20h ; Load 20h into
MOVWF TBLPTRL ; TBLPTRL
MOVLW 55h ; Load 55h into
MOVWF TBLAT ; TBLAT
TBLWT* ; Write it
```


## PIC18C601/801

### 6.3.1 8-BIT EXTERNAL TABLE WRITES

When the external bus is 8 -bit, the byte-wide Table Write exactly corresponds to the bus length and there are no special considerations required.
The $\overline{W R L}$ signal is used as the active write signal.
Figure 6-6 and Figure 6-7 show the timings associated with the 8 -bit modes.

FIGURE 6-6: TBLWT EXTERNAL INTERACE TIMING (8-BIT MULTIPLEXED MODE)


FIGURE 6-7: TBLWT EXTERNAL INTERFACE TIMING (8-BIT DE-MULTIPLEXED MODE)


## PIC18C601/801

### 6.3.2 16-BIT EXTERNAL TABLE WRITE (BYTE WRITE MODE)

This mode allows Table Writes to byte-wide external memories. During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the $\mathrm{AD}<15: 0>$ bus. The appropriate $\overline{\mathrm{WRH}}$ or WRL line is strobed based on the LSb of the TBLPTR. Figure 6-8 shows the timing associated with this mode.

FIGURE 6-8: TBLWT EXTERNAL INTERFACE TIMING (16-BIT BYTE WRITE MODE)


### 6.3.3 EXTERNAL TABLE WRITE IN 16-BIT WORD WRITE MODE

This mode allows Table Writes to any type of wordwide external memories.
This method makes a distinction between TBLWT cycles to even or odd addresses.
During a TBLWT cycle to an even address, where TBLPTR $<0>=0$, the TABLAT data is transferred to a holding latch and the external address data bus is tristated for the data portion of the bus cycle. No write signals are activated.

During a TBLWT cycle to an odd address, where TBLPTR $<0>=1$, the TABLAT data is presented on the upper byte of the $A D<15: 0>$ bus. The contents of the holding latch are presented on the lower byte of the $A D<15: 0>$ bus. The $\overline{W R H}$ line is strobed for each write cycle and the WRL line is unused. The BAO line indicates the LSb of TBLPTR, but it is unnecessary. The $\overline{U B}$ and $\overline{\mathrm{LB}}$ lines are active to select both bytes.

The obvious limitation to this method is that the TBLWT must be done in pairs on a specific word boundary to correctly write a word location.

Figure 6-9 shows the timing associated with this mode.

FIGURE 6-9: TBLWT EXTERNAL INTERFACE TIMING (16-BIT WORD WRITE MODE)


## PIC18C601/801

### 6.3.4 16-BIT EXTERNAL TABLE WRITE (BYTE SELECT MODE)

This mode allows Table Writes to word-wide external memories that have byte selection capabilities. This generally includes word-wide FLASH devices and word-wide static RAM devices.

During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the $A D<15: 0>$ bus. The $\overline{\mathrm{WRH}}$ line is strobed for each write cycle and the
$\overline{\mathrm{WRL}}$ line is unused. The BAO or $\overline{\mathrm{UB}}$ or $\overline{\mathrm{UL}}$ lines are used to select the byte to be written, based on the LSb of the TBLPTR.

JEDEC standard flash memories will require a I/O port line to become a BYTE/WORD input signal and will use the BAO signal as a byte address. JEDEC standard static RAM memories will use the UB or UL signals to select the byte.
Figure 6-10 shows the timing associated with this mode.

FIGURE 6-10: TBLWT EXTERNAL INTERFACE TIMING (16-BIT BYTE SELECT MODE)


### 6.4 Long Writes

Long writes will not be supported on the PIC18C601/801 to program FLASH configuration memory. The configuration locations can only be programmed in ICSP mode.

### 6.5 External Wait Cycles

The Table Reads and Writes have the capability to insert wait states when accessing external memory. These wait states only apply to the execution of a Table Read or Write to external memory and not to instruction fetches out of external memory. The guidelines presented in Section 5.0 must be followed to select the proper memory speed grade for the device operating frequency.

The WAIT $<1: 0>$ bits in the MEMCON register will select $0,1,2$, or 3 extra Tcy cycles per TBLRD/TBWLT cycle. The wait will occur on Q4.

The default setting of the wait on power-up is to assert a maximum wait of 3Tcy cycles. This insures that slow memories will work in Microprocessor mode immediately after RESET.
Figure 6-11 shows 8-bit external bus timing for a Table Read with 2 wait cycles. Figure $6-12$ shows 16 -bit external bus timing for a Table Read with 1 wait cycle.

FIGURE 6-11: EXTERNAL INTERFACE TIMING (8-BIT MODE)


FIGURE 6-12: EXTERNAL INTERFACE TIMING (16-BIT MODE)


### 7.08 X 8 HARDWARE MULTIPLIER

An $8 \times 8$ hardware multiplier is included in the ALU of PIC18C601/801 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16 -bit result. The result is stored into the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the STATUS register.
Making the $8 \times 8$ multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in some applications previously reserved for Digital Signal Processors.
Table 7-1 shows a performance comparison between enhanced devices using the single cycle hardware multiply, and performing the same function without the hardware multiply.

## TABLE 7-1: PERFORMANCE COMPARISON

| Routine | Multiply Method | Program Memory (Words) | Cycles <br> (Max) | Time |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | @ 25 MHz | @ 10 MHz | @ 4 MHz |
| $8 \times 8$ unsigned | Without hardware multiply | 13 | 69 | $11.0 \mu \mathrm{~s}$ | 27.6 ¢s | $69.0 \mu \mathrm{~s}$ |
|  | Hardware multiply | 1 | 1 | 160.0 ns | 400.0 ns | $1.0 \mu \mathrm{~s}$ |
| $8 \times 8$ signed | Without hardware multiply | 33 | 91 | 14.6 ¢ | $36.4 \mu \mathrm{~s}$ | $91.0 \mu \mathrm{~s}$ |
|  | Hardware multiply | 6 | 6 | 960.0 ns | $2.4 \mu \mathrm{~s}$ | $6.0 \mu \mathrm{~s}$ |
| $16 \times 16$ unsigned | Without hardware multiply | 21 | 242 | 38.7 ¢ | 96.8 ¢ | $242.0 \mu \mathrm{~s}$ |
|  | Hardware multiply | 24 | 24 | $3.8 \mu \mathrm{~s}$ | $9.6 \mu \mathrm{~s}$ | $24.0 \mu \mathrm{~s}$ |
| $16 \times 16$ signed | Without hardware multiply | 52 | 254 | $40.6 \mu \mathrm{~s}$ | $102.6 \mu \mathrm{~s}$ | $254.0 \mu \mathrm{~s}$ |
|  | Hardware multiply | 36 | 36 | $5.8 \mu \mathrm{~s}$ | 14.4 us | 36.0 \% |

## PIC18C601/801

### 7.1 Operation

Example 7-1 shows the sequence to perform an $8 \times 8$ unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example $7-2$ shows the sequence to do an $8 \times 8$ signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 7-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

| MOVFF | ARG1, WREG | ; |  |
| :--- | :--- | :--- | :--- |
| MULWF | ARG2 | ARG1 * ARG2 $->$ <br>  |  |
|  |  |  |  |

EXAMPLE 7-2: $8 \times 8$ SIGNED MULTIPLY ROUTINE

| MOVFF | ARG1, WREG |  |
| :---: | :---: | :---: |
| MULWF | ARG2 | ; ARG1 * ARG2 -> |
|  |  | ; PRODH:PRODL |
| BTFSC | ARG2, SB | ; Test Sign Bit |
| SUBWF | PRODH | ; PRODH = PRODH |
|  |  | ; - ARG1 |
| MOVFF | ARG2, WREG |  |
| BTFSC | ARG1, SB | ; Test Sign Bit |
| SUBWF | PRODH | ; PRODH $=$ PRODH |
|  |  | ; - ARG2 |

Example 7-3 shows the sequence to perform a $16 \times 16$ unsigned multiply. Equation $7-1$ shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

## EQUATION 7-1: $16 \times 16$ UNSIGNED MULTIPLICATION ALGORITHM

```
RES3:RES0 = ARG1H:ARG1L - ARG2H:ARG2L
    = (ARG1H \bullet ARG2H \bullet 2 }\mp@subsup{}{}{16})
    (ARG1H \bullet ARG2L \bullet 2}\mp@subsup{}{}{8})
    (ARG1L \bullet ARG2H \bullet 2 }\mp@subsup{}{}{8}\mathrm{ ) +
    (ARG1L • ARG2L)
```


## EXAMPLE 7-3: $16 \times 16$ UNSIGNED

 MULTIPLY ROUTINE| MOVFF MULWF | ARG1L, WREG ARG2L | ; ARG1L * ARG2L -> <br> ; PRODH:PRODL |
| :---: | :---: | :---: |
| MOVFF | PRODH, RES1 | ; |
| MOVFF | PRODL, RESO | ; |
| ; |  |  |
| MOVFF | ARG1H, WREG |  |
| MULWF | ARG2H | ; ARG1H * ARG2H -> <br> ; PRODH:PRODL |
| MOVFF | PRODH, RES3 |  |
| MOVFF | PRODL, RES2 | ; |
| ; |  |  |
| MOVFF | ARG1L, WREG |  |
| MULWF | ARG2H | ; ARG1L * ARG2H -> <br> ; PRODH:PRODL |
| MOVF | PRODL, W |  |
| ADDWF | RES1 | ; Add cross |
| MOVF | PRODH, W | ; products |
| ADDWFC | RES2 |  |
| CLRF | WREG | ; |
| ADDWFC | RES3 | ; |
| ; |  |  |
| MOVFF | ARG1H, WREG |  |
| MULWF | ARG2L | ; ARG1H * ARG2L -> <br> ; PRODH:PRODL |
| MOVF | PRODL, W | ; |
| ADDWF | RES1 | ; Add cross |
| MOVF | PRODH, W | ; products |
| ADDWFC | RES2 |  |
| CLRF | WREG | ; |
| ADDWFC | RES3 | ; |

Example 7-4 shows the sequence to perform a $16 \times 16$ signed multiply. Equation $7-2$ shows the algorithm used. The 32 -bit result is stored in four registers, RES3:RESO. To account for the sign bits of the arguments, each argument pairs' most significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 7-2: $16 \times 16$ SIGNED MULTIPLICATION ALGORITHM

## RES3 : RESO <br> RES3: RESO

```
    \(=\) ARG1H:ARG1L - ARG2H:ARG2L
    \(=\left(\right.\) ARG1H \(\left.\bullet A R G 2 H \bullet 2^{16}\right)+\)
        (ARG1H • ARG2L • \(2^{8}\) ) +
        (ARG1L • ARG2H • \(2^{8}\) ) +
        (ARG1L • ARG2L) +
    (-1 • ARG2H<7> •ARG1H:ARG1L • \(2^{16}\) ) +
    (-1 • ARG1H<7> • ARG2H:ARG2L • \(2^{16}\) )
```

EXAMPLE 7-4: $16 \times 16$ SIGNED MULTIPLY ROUTINE
$\left.\begin{array}{llll}\hline \text { MOVFF } & \text { ARG1L, WREG } & \\ \text { MULWF } & \text { ARG2L } & \text {; ARG1L * ARG2L - > } \\ & & \text { MOVFF } & \text { PRODH, RES1 } \\ \text { MOVFF } & \text {; PRODL }\end{array}\right]$

## PIC18C601/801

NOTES:

### 8.0 INTERRUPTS

PIC18C601/801 devices have 15 interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level, or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.
There are 10 registers that are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB ${ }^{\circledR}$ IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.
Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON register). When interrupt priority is enabled, there are two bits that enable interrupts globally. Setting the GIEH bit (INTCON register) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON register) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008 h or 000018 h , depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with $\mathrm{PICmicro}{ }^{\circledR}$ mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. The PEIE bit (INTCON register) enables/disables all peripheral interrupt sources. The GIE bit (INTCON register) enables/disables all interrupt sources. All interrupts branch to address 000008 h in Compatibility mode.
When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.
The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts, to avoid recursive interrupts.
The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.
For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

FIGURE 8-1: INTERRUPT LOGIC


### 8.1 Control Registers

This section contains the control and status registers.

### 8.1.1 INTCON REGISTERS

The INTCON Registers are readable and writable registers, which contain various enable, priority, and flag bits.

## REGISTER 8-1: INTCON REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF |

bit 7
bit 0
bit 7 GIE/GIEH: Global Interrupt Enable bit
When IPEN $=0$ :
1 = Enables all unmasked interrupts
$0=$ Disables all interrupts
When IPEN = 1:
1 = Enables all high priority interrupts
$0=$ Disables all high priority interrupts
bit 6 PEIE/GIEL: Peripheral Interrupt Enable bit
When IPEN $=0$ :
1 = Enables all unmasked peripheral interrupts
$0=$ Disables all peripheral interrupts

## When IPEN = 1:

1 = Enables all low priority peripheral interrupts
$0=$ Disables all priority peripheral interrupts
bit 5 TMROIE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt
$0=$ Disables the TMR0 overflow interrupt
bit 4 INTOIE: INTO External Interrupt Enable bit
1 = Enables the INT0 external interrupt
$0=$ Disables the INT0 external interrupt
bit 3 RBIE: RB Port Change Interrupt Enable bit
1 = Enables the RB port change interrupt
$0=$ Disables the RB port change interrupt
bit 2 TMROIF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software)
$0=$ TMR0 register did not overflow
bit 1 INTOIF: INTO External Interrupt Flag bit
1 = The INT0 external interrupt occurred (must be cleared in software)
$0=$ The INT0 external interrupt did not occur
bit $0 \quad$ RBIF: RB Port Change Interrupt Flag bit
1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
$0=$ None of the RB7:RB4 pins have changed state

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows software polling.

## PIC18C601/801

## REGISTER 8-2: INTCON2 REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | U-0 | R/W-1 | U-0 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RBPU }}$ | INTEDG0 | INTEDG1 | INTEDG2 | - | TMROIP | - | RBIP |

bit 7
bit 7 RBPU: PORTB Pull-up Enable bit
1 = All PORTB pull-ups are disabled
$0=$ PORTB pull-ups are enabled by individual port latch values
bit 6 INTEDGO: External Interrupt 0 Edge Select bit
1 = Interrupt on rising edge
0 = Interrupt on falling edge
bit 5 INTEDG1: External Interrupt 1 Edge Select bit
1 = Interrupt on rising edge
$0=$ Interrupt on falling edge
bit 4 INTEDG2: External Interrupt 2 Edge Select bit
1 = Interrupt on rising edge
$0=$ Interrupt on falling edge
bit 3 Unimplemented: Read as '0'
bit 2 TMROIP: TMR0 Overflow Interrupt Priority bit
1 = High priority
0 = Low priority
bit 1 Unimplemented: Read as '0'
bit $0 \quad$ RBIP: RB Port Change Interrupt Priority bit
1 = High priority
0 = Low priority

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | ' 1 ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows software polling.

## REGISTER 8-3: INTCON3 REGISTER

| R/W-1 | R/W-1 | U-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INT2IP | INT1IP | - | INT2IE | INT1IE | - | INT2IF | INT1IF |

bit $7 \quad$ INT2IP: INT2 External Interrupt Priority bit
1 = High priority
0 = Low priority
bit $6 \quad$ INT1IP: INT1 External Interrupt Priority bit
1 = High priority
0 = Low priority
bit 5 Unimplemented: Read as '0'
bit 4 INT2IE: INT2 External Interrupt Enable bit 1 = Enables the INT2 external interrupt
$0=$ Disables the INT2 external interrupt
bit 3 INT1IE: INT1 External Interrupt Enable bit 1 = Enables the INT1 external interrupt
$0=$ Disables the INT1 external interrupt
bit 2 Unimplemented: Read as '0'
bit 1 INT2IF: INT2 External Interrupt Flag bit $1=$ The INT2 external interrupt occurred (must be cleared in software)
$0=$ The INT2 external interrupt did not occur
bit $0 \quad$ INT1IF: INT1 External Interrupt Flag bit
$1=$ The INT1 external interrupt occurred (must be cleared in software)
$0=$ The INT1 external interrupt did not occur

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows software polling.

## PIC18C601/801

### 8.1.2 PIR REGISTERS

The Peripheral Interrupt Request (PIR) registers contain the individual flag bits for the peripheral interrupts (Register 8-5). There are two Peripheral Interrupt Request (Flag) registers (PIR1, PIR2).

Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON register).
2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

### 8.1.3 PIE REGISTERS

The Peripheral Interrupt Enable (PIE) registers contain the individual enable bits for the peripheral interrupts (Register 8-6). There are two two Peripheral Interrupt Enable registers (PIE1, PIE2). When IPEN is clear, the PEIE bit must be set to enable any of these peripheral interrupts.

### 8.1.4 IPR REGISTERS

The Interrupt Priority (IPR) registers contain the individual priority bits for the peripheral interrupts (Register 8-9). There are two Peripheral Interrupt Priority registers (IPR1, IPR2). The operation of the priority bits requires that the Interrupt Priority Enable bit (IPEN) be set.

### 8.1.5 RCON REGISTER

The Reset Control (RCON) register contains the bit that is used to enable prioritized interrupts (IPEN).

## REGISTER 8-4: RCON REGISTER

| R/W-0 | U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPEN | $r$ | - | $\overline{\mathrm{RI}}$ | $\overline{\mathrm{TO}}$ | $\overline{\mathrm{PD}}$ | $\overline{\mathrm{POR}}$ | r |

## bit 7 IPEN: Interrupt Priority Enable bit

1 = Enable priority levels on interrupts
$0=$ Disable priority levels on interrupts (16CXXX compatibility mode)
bit 6 Reserved: Maintain as '0'
bit 5 Unimplemented: Read as ' 0 '
bit $4 \quad \overline{\mathbf{R I}}$ : RESET Instruction Flag bit For details of bit operation, see Register 4-4
bit $3 \quad \overline{\text { TO}: ~ W a t c h d o g ~ T i m e-o u t ~ F l a g ~ b i t ~}$ For details of bit operation, see Register 4-4
bit $2 \quad \overline{\mathrm{PD}}$ : Power-down Detection Flag bit For details of bit operation, see Register 4-4
bit $1 \quad \overline{\text { POR: Power-on Reset Status bit }}$ For details of bit operation, see Register 4-4
bit $0 \quad$ Reserved: Maintain as '0'

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | ' 1 ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

## REGISTER 8-5: PIR1 REGISTER

| U-0 | R/W-0 | R-0 | R-0 | R/W-0 |  | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF |

bit 7
bit 0

## bit $7 \quad$ Unimplemented: Read as ' 0 '

bit 6 ADIF: A/D Converter Interrupt Flag bit
1 = An A/D conversion completed
(must be cleared in software)
$0=$ The A/D conversion is not complete
bit 5 RCIF: USART Receive Interrupt Flag bit
1 = The USART receive buffer, RCREG, is full (cleared when RCREG is read)
$0=$ The USART receive buffer is empty
bit 4 TXIF: USART Transmit Interrupt Flag bit
1 = The USART transmit buffer, TXREG, is empty (cleared when TXREG is written)
$0=$ The USART transmit buffer is full
bit 3 SSPIF: Master Synchronous Serial Port Interrupt Flag bit
1 = The transmission/reception is complete (must be cleared in software)
$0=$ Waiting to transmit/receive
bit 2 CCP1IF: CCP1 Interrupt Flag bit
Capture mode:
1 = A TMR1 register capture occurred (must be cleared in software)
$0=$ No TMR1 register capture occurred
Compare mode:
1 = A TMR1 register compare match occurred (must be cleared in software)
$0=$ No TMR1 register compare match occurred
PWM mode:
Unused in this mode
bit $1 \quad$ TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
1 = TMR2 to PR2 match occurred
(must be cleared in software)
$0=$ No TMR2 to PR2 match occurred
bit $0 \quad$ TMR1IF: TMR1 Overflow Interrupt Flag bit
1 = TMR1 register overflowed
(must be cleared in software)
$0=$ TMR1 register did not overflow

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

REGISTER 8-6: PIR2 REGISTER

| U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | BCLIF | LVDIF | TMR3IF | CCP2IF |
| bit 7 |  |  |  |  |  |  |  |

## bit 7-4 Unimplemented: Read as'0'

bit $3 \quad$ BCLIF: Bus Collision Interrupt Flag bit
1 = A bus collision occurred
(must be cleared in software)
$0=$ No bus collision occurred
bit 2 LVDIF: Low Voltage Detect Interrupt Flag bit
1 = A low voltage condition occurred
(must be cleared in software)
$0=$ The device voltage is above the Low Voltage Detect trip point
bit $1 \quad$ TMR3IF: TMR3 Overflow Interrupt Flag bit
1 = TMR3 register overflowed
(must be cleared in software)
$0=$ TMR3 register did not overflow
bit $0 \quad$ CCP2IF: CCPx Interrupt Flag bit
Capture mode:
1 = A TMR1 register capture occurred (must be cleared in software)
$0=$ No TMR1 register capture occurred
Compare mode:
1 = A TMR1 register compare match occurred (must be cleared in software)
$0=$ No TMR1 register compare match occurred
PWM mode:
Unused in this mode

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' $=$ Bit is set | $\prime 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

## REGISTER 8-7: PIE1 REGISTER

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE |
| bit 7 |  |  |  |  |  |  |  |

bit $7 \quad$ Unimplemented: Read as '0'
bit 6 ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D interrupt $0=$ Disables the A/D interrupt
bit 5 RCIE: USART Receive Interrupt Enable bit 1 = Enables the USART receive interrupt
0 = Disables the USART receive interrupt
bit 4 TXIE: USART Transmit Interrupt Enable bit 1 = Enables the USART transmit interrupt $0=$ Disables the USART transmit interrupt
bit 3 SSPIE: Master Synchronous Serial Port Interrupt Enable bit 1 = Enables the MSSP interrupt
$0=$ Disables the MSSP interrupt
bit 2 CCP1IE: CCP1 Interrupt Enable bit
1 = Enables the CCP1 interrupt
0 = Disables the CCP1 interrupt
bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt $0=$ Disables the TMR2 to PR2 match interrupt
bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt
$0=$ Disables the TMR1 overflow interrupt

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

REGISTER 8-8: PIE2 REGISTER

| U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | BCLIE | LVDIE | TMR3IE | CCP2IE |
| bit 7 |  |  |  |  |  |  |  |

bit 7-4 Unimplemented: Read as '0'
bit $3 \quad$ BCLIE: Bus Collision Interrupt Enable bit
1 = Enabled
0 = Disabled
bit 2 LVDIE: Low Voltage Detect Interrupt Enable bit
1 = Enabled
$0=$ Disabled
bit 1 TMR3IE: TMR3 Overflow Interrupt Enable bit 1 = Enables the TMR3 overflow interrupt $0=$ Disables the TMR3 overflow interrupt
bit $0 \quad$ CCP2IE: CCP2 Interrupt Enable bit
1 = Enables the CCP2 interrupt
$0=$ Disables the CCP2 interrupt

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

## REGISTER 8-9: IPR1 REGISTER

| U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP |
| bit 7 |  |  |  |  |  |  |  |

bit $7 \quad$ Unimplemented: Read as '0'
bit 6 ADIP: A/D Converter Interrupt Priority bit
1 = High priority
0 = Low priority
bit 5 RCIP: USART Receive Interrupt Priority bit
$1=$ High priority
0 = Low priority
bit 4 TXIP: USART Transmit Interrupt Priority bit 1 = High priority 0 = Low priority
bit 3 SSPIP: Master Synchronous Serial Port Interrupt Priority bit
1 = High priority
0 = Low priority
bit 2 CCP1IP: CCP1 Interrupt Priority bit
1 = High priority
$0=$ Low priority
bit 1 TMR2IP: TMR2 to PR2 Match Interrupt Priority bit
1 = High priority
0 = Low priority
bit $0 \quad$ TMR1IP: TMR1 Overflow Interrupt Priority bit
1 = High priority
$0=$ Low priority

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' = Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

REGISTER 8-10: IPR2 REGISTER

| U-0 |
| :--- |
|  U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 <br> - - - - BCLIP LVDIP TMR3IP CCP2IP <br> bit 7        |

bit 7-4 Unimplemented: Read as '0'
bit 3 BCLIP: Bus Collision Interrupt Priority bit
1 = High priority
0 = Low priority
bit 2 LVDIP: Low Voltage Detect Interrupt Priority bit 1 = High priority
0 = Low priority
bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit
1 = High priority
0 = Low priority
bit $0 \quad$ CCP2IP: CCP2 Interrupt Priority bit
1 = High priority
$0=$ Low priority

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

### 8.1.6 INT INTERRUPTS

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge triggered: either rising, if the corresponding INTEDGx bit is set in the INTCON2 register, or falling, if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit INTxIF is set. This interrupt can be disabled by clearing the corresponding enable bit INTxIE. Flag bit INTxIF must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wake-up the processor from SLEEP, if bit INTxIE was set prior to going into SLEEP. If the global interrupt enable bit GIE is set, the processor will branch to the interrupt vector following wake-up.
Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits INT1IP (INTCON3 register) and INT2IP (INTCON3 register). There is no priority bit associated with INTO; it is always a high priority interrupt source.

### 8.1.7 TMRO INTERRUPT

In 8-bit mode (which is the default), an overflow ( 0 FFh $\rightarrow 00 \mathrm{~h}$ ) in the TMRO register will set flag bit TMROIF. In 16-bit mode, an overflow (0FFFFh $\rightarrow 0000 \mathrm{~h}$ )
in the TMROH:TMROL registers will set flag bit TMROIF. The interrupt can be enabled/disabled by setting/clearing enable bit TMROIE (INTCON register). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit TMROIP (INTCON2 register). See Section 10.0 for further details on the Timer0 module.

### 8.1.8 PORTB INTERRUPT-ON-CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON register). The interrupt can be enabled/ disabled by setting/clearing enable bit RBIE (INTCON register). Interrupt priority for PORTB interrupt-onchange is determined by the value contained in the interrupt priority bit RBIP (INTCON2 register).

### 8.2 Context Saving During Interrupts

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (See Section 4.3), the user may need to save the WREG, STATUS and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Example 8-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

## EXAMPLE 8-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

```
MOVWF W_TEMP ; W_TEMP is in Low Access bank
MOVFF STATUS, STATUS_TEMP ; STATUS_TEMP located anywhere
MOVFF BSR, BSR_TEMP ; BSR located anywhere
; USER ISR CODE
MOVFF BSR_TEMP, BSR ; Restore BSR
MOVF W_TEMP, W ; Restore WREG
MOVFF STATUS_TEMP, STATUS ; Restore STATUS
```


## PIC18C601/801

NOTES:

### 9.0 I/O PORTS

Depending on the device selected, there are up to 9 ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.
Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The data latch (LAT register) is useful for read-modifywrite operations on the value that the I/O pins are driving.

### 9.1 PORTA, TRISA and LATA Registers

PORTA is a 6-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit ( $=1$ ) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi -Impedance mode). Clearing a TRISA bit ( $=0$ ) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). On a Power-on Reset, these pins are configured as analog inputs and read as ' 0 '.
Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch.
Read-modify-write operations on the LATA register, reads and writes the latched output value for PORTA.
The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/ TOCKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.
The other PORTA pins are multiplexed with analog inputs and the analog Vref+ and Vref- inputs. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1). On a Power-on Reset, these pins are configured as analog inputs and read as ' 0 '.
The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

[^1]
## EXAMPLE 9-1: INITIALIZING PORTA

| CLRF | PORTA | ; Initialize PORTA by <br> ; clearing output <br> ; data latches |
| :---: | :---: | :---: |
| CLRF | LATA | ; Alternate method <br> ; to clear output <br> ; data latches |
| MOVLW | 07 h | ; Configure A/D |
| MOVWF | ADCON1 | ; for digital inputs |
| MOVLW | OCFh | ; Value used to <br> ; initialize data <br> ; direction |
| MOVWF | TRISA | ; Set RA3:RA0 as inputs <br> ; RA5:RA4 as outputs |

FIGURE 9-1: RA3:RAO AND RA5 PINS BLOCK DIAGRAM


Note 1: I/O pins have diode protection to VDD and Vss.

## PIC18C601/801

FIGURE 9-2: $\quad$ RA4/TOCKI PIN BLOCK DIAGRAM


Note 1: I/O pin has diode protection to Vss only.

## TABLE 9-1: PORTA FUNCTIONS

| Name | Bit\# | Buffer | Function |
| :--- | :---: | :---: | :--- |
| RA0/AN0 | bit0 | TTL | Input/output or analog input |
| RA1/AN1 | bit1 | TTL | Input/output or analog input |
| RA2/AN2/VREF- | bit2 | TTL | Input/output or analog input or VREF- |
| RA3/AN3/VREF+ | bit3 | TTL | Input/output or analog input or VREF+ |
| RA4/T0CKI | bit4 | ST/OD | Input/output or external clock input for Timer0, output is open drain type |
| RA5/SS/AN4/LVDIN | bit5 | TTL | Input/output or slave select input for synchronous serial port or analog <br> input or low voltage detect input |

Legend: TTL = TTL input, ST = Schmitt Trigger input, OD = Open Drain

TABLE 9-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on <br> POR, <br> BOR | Value on all <br> other <br> RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PORTA | - | - | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | $--0 x$ 0000 | - -uu uuuu |
| LATA | - | Latch A Data Output Register |  |  |  | $-x x x$ xxxx | - uuu uuuu |  |  |  |
| TRISA | - | PORTA Data Direction Register |  |  |  |  |  |  |  |  |
| ADCON1 | - | - | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | $--00 \quad 0000$ | -- uu uuuu |

Legend: $x=$ unknown, $u=$ unchanged, - = unimplemented locations read as ' 0 '.
Shaded cells are not used by PORTA.

### 9.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi -Impedance mode). Clearing a TRISB bit $(=0)$ will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).
Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 9-2: INITIALIZING PORTB

| CLRF | PORTB | ; Initialize PORTB by <br> ; clearing output <br> ; data latches |
| :---: | :---: | :---: |
| CLRF | LATB | ; Alternate method <br> ; to clear output <br> ; data latches |
| MOVLW | OCFh | ; Value used to <br> ; initialize data <br> ; direction |
| MOVWF | TRISB | ; Set RB3:RB0 as inputs <br> ; RB5:RB4 as outputs <br> ; RB7:RB6 as inputs |

FIGURE 9-3:
RB7:RB4 PINS BLOCK DIAGRAM


Note 1: I/O pins have diode protection to VDD and Vss. 2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RBPU bit (INTCON2 register).

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit $\overline{\text { RBPU }}$ (INTCON2 register). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.
Pin RB3 is multiplexed with the CCP input/output. The weak pull-up for RB3 is disabled when the RB3 pin is configured as CCP pin. By disabling the weak pull-up when pin is configured as CCP, allows the remaining weak pull-up devices of PORTB to be used while the CCP is being used.
Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'd together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON register).
This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:
a) Any read or write of PORTB (except with the MOVFF instruction). This will end the mismatch condition.
b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.
The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

FIGURE 9-4: RB2:RBO PINS BLOCK DIAGRAM


Note 1: I/O pins have diode protection to VDD and VSS.
2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RBPU bit (INTCON2 register).

FIGURE 9-5: RB3 PIN BLOCK DIAGRAM


Note 1: I/O pin has diode protection to VDD and Vss.
2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the $\overline{\text { RBPU }}$ bit (INTCON2<7>).

## TABLE 9-3: PORTB FUNCTIONS

| Name | Bit\# | Buffer | Function |
| :---: | :---: | :---: | :---: |
| RB0/INT0 | bit0 | TTL/ST ${ }^{(1)}$ | Input/output pin or external interrupt 0 input. Internal software programmable weak pull-up. |
| RB1/INT1 | bit1 | TTL/ST ${ }^{(1)}$ | Input/output pin or external interrupt 1 input. Internal software programmable weak pull-up. |
| RB2/INT2 | bit2 | TTL/ST ${ }^{(1)}$ | Input/output pin or external interrupt 2 input. Internal software programmable weak pull-up. |
| RB3/CCP2 | bit3 | TTL/ST ${ }^{(3)}$ | Input/output pin or Capture2 input or Capture2 output or PWM2 output. Internal software programmable weak pull-up. |
| RB4 | bit4 | TTL | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB5 | bit5 | TTL | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB6 | bit6 | TTL/ST ${ }^{(2)}$ | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock. |
| RB7 | bit7 | TTL/ST ${ }^{(2)}$ | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data. |

Legend: TTL = TTL input, ST = Schmitt Trigger input
Note 1: This pin is a Schmitt Trigger input when configured as the external interrupt.
2: This pin is a Schmitt Trigger input when used in Serial Programming mode.
3: This pin is a Schmitt Trigger input when used in a Capture input.

TABLE 9-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx xxxx | uuuu uuuu |
| LATB | LATB Data Output Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| TRISB | PORTB Data Direction Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF | 0000 000x | 0000 000u |
| INTCON2 | RBPU | INTEDG0 | INTEDG1 | INTEDG2 | INTEDG3 | TMROIP | - | RBIP | 11111111 | 11111111 |
| INTCON3 | INT2IP | INT1IP | - | INT2IE | INT1IE | - | INT2IF | INT1IF | 11000000 | 11000000 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged. Shaded cells are not used by PORTD.

## PIC18C601/801

### 9.3 PORTC, TRISC and LATC Registers

PORTC is an 8 -bit wide, bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (=1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (=0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).
Read-modify-write operations on the LATC register, read and write the latched output value for PORTC.
PORTC is multiplexed with several peripheral functions (Table 9-5). PORTC pins have Schmitt Trigger input buffers.
When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register, without concern due to peripheral overrides.

## EXAMPLE 9-3: INITIALIZING PORTC

| CLRF | PORTC | ; Initialize PORTC by <br> ; clearing output <br> ; data latches |
| :---: | :---: | :---: |
| CLRF | LATC | ; Alternate method <br> ; to clear output <br> ; data latches |
| MOVLW | OCFh | ; Value used to <br> ; initialize data <br> ; direction |
| MOVWF | TRISC | ; Set RC3:RCO as inputs <br> ; RC5:RC4 as outputs <br> ; RC7:RC6 as inputs |

FIGURE 9-6: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)


Note 1: I/O pins have diode protection to VDD and Vss.

## TABLE 9-5: PORTC FUNCTIONS

| Name | Bit\# | Buffer Type | Function |
| :---: | :---: | :---: | :--- |
| RC0/T1OSO/T13CKI | bit0 | ST | Input/output port pin or Timer1 oscillator output or Timer1/Timer3 <br> clock input. |
| RC1/T1OSI | bit1 | ST | Input/output port pin, Timer1 oscillator input. |
| RC2/CCP1 | bit2 | ST | Input/output port pin or Capture1 input/Compare1 output// <br> PWM1 output. |
| RC3/SCK/SCL | bit3 | ST | Input/output port pin or synchronous serial clock for SPI//²C. |
| RC4/SDI/SDA | bit4 | ST | Input/output port pin or SPI Data in (SPI mode) or Data I/O <br> $\left(I^{2} \mathrm{C}\right.$ mode). |
| RC5/SDO | bit5 | ST | Input/output port pin or Synchronous Serial Port Data output. $^{\text {In/TX/CK }}$ |
| bit6 | ST | Input/output port pin, Addressable USART Asynchronous Transmit, or <br> Addressable USART Synchronous Clock. |  |
| RC7/RX/DT | bit7 | ST | Input/output port pin, Addressable USART Asynchronous Receive, or <br> Addressable USART Synchronous Data. |

Legend: ST = Schmitt Trigger input

## TABLE 9-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on <br> POR, <br> BOR | Value on all <br> other <br> RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | xxxx xxxx | uuuu uuuu |
| LATC | LATC Data Output Register |  |  |  |  |  |  |  |  |  |
| TRISC | PORTC Data Direction Register |  |  |  |  |  |  |  |  |  |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged

## PIC18C601/801

### 9.4 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISD. Setting a TRISD bit (=1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISD bit (=0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).
Read-modify-write operations on the LATD register reads and writes the latched output value for PORTD.
PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.
PORTD is multiplexed with the system bus and is available only when the system bus is disabled, by setting EBIDS bit in register MEMCON. When operating as the system bus, PORTD is the low order byte of the address/data bus (AD7:AD0), or as the low order address byte (A15:A8) if the address and data buses are de-multiplexed.
Note: On a Power-on Reset, PORTD defaults to the system bus.

## EXAMPLE 9-4: INITIALIZING PORTD

| CLRF | PORTD | ; Initialize PORTD by <br> ; clearing output <br> ; data latches |
| :---: | :---: | :---: |
| CLRF | LATD | ; Alternate method <br> ; to clear output <br> ; data latches |
| MOVLW | 0CFh | ; Value used to <br> ; initialize data <br> ; direction |
| MOVWF | TRISD | ; Set RD3:RDO as inputs <br> ; RD5:RD4 as outputs <br> ; RD7:RD6 as inputs |

FIGURE 9-7: PORTD BLOCK DIAGRAM IN I/O MODE


Note: I/O pins have diode protection to VDD and Vss.

FIGURE 9-8: PORTD BLOCK DIAGRAM IN SYSTEM BUS MODE


Note 1: I/O pins have protection diodes to VDD and Vss.

## PIC18C601/801

TABLE 9-7: PORTD FUNCTIONS

| Name | Bit\# | Buffer Type | Function |
| :---: | :---: | :---: | :---: |
| RD0/AD0/A0 ${ }^{(2)}$ | bit0 | ST/TTL ${ }^{(1)}$ | Input/output port pin or system bus bit 0 |
| RD1/AD1/A1 ${ }^{(2)}$ | bit1 | ST/TTL ${ }^{(1)}$ | Input/output port pin or system bus bit 1 |
| RD2/AD2/A2 ${ }^{(2)}$ | bit2 | ST/TTL ${ }^{(1)}$ | Input/output port pin or system bus bit 2 |
| RD3/AD3/A3 ${ }^{(2)}$ | bit3 | ST/TTL ${ }^{(1)}$ | Input/output port pin or system bus bit 3 |
| RD4/AD4/A4 ${ }^{(3)}$ | bit4 | ST/TTL ${ }^{(1)}$ | Input/output port pin or system bus bit 4 |
| RD5/AD5/A5 ${ }^{(2)}$ | bit5 | ST/TTL ${ }^{(1)}$ | Input/output port pin or system bus bit 5 |
| RD6/AD6/A6 ${ }^{(2)}$ | bit6 | ST/TTL ${ }^{(1)}$ | Input/output port pin or system bus bit 6 |
| RD7/AD7/A7 ${ }^{(2)}$ | bit7 | ST/TTL ${ }^{(1)}$ | Input/output port pin or system bus bit 7 |

Legend: ST = Schmitt Trigger input, TTL = TTL input
Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in System Bus mode.
2: RDx is used as a multiplexed address/data bus for PIC18C601 and PIC18C801 in 16-bit mode, and as an address only for PIC18C801 in 8-bit mode.

TABLE 9-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on <br> POR, <br> BOR | Value on all <br> other <br> RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | xxxx xxxx | uuuu uuuu |
| LATD | LATD Data Output Register |  |  |  |  |  |  |  |  |  |
| TRISD | PORTD Data Direction Register |  |  |  |  |  |  |  |  |  |
| MEMCON | EBDIS | PGRM | WAIT1 | WAIT0 | - | - | WM1 | WM0 | $0000--00$ | $0000--00$ |

Legend: $x=$ unknown, $u=$ unchanged, $-=$ unimplemented, read as ' 0 '. Shaded cells are not used by PORTD.

### 9.5 PORTE, TRISE and LATE Registers

PORTE is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISE bit $(=0)$ will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).
Read-modify-write operations on the LATE register reads and writes the latched output value for PORTE.
PORTE is an 8 -bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. PORTE is multiplexed with several peripheral functions (Table 9-9).
PORTE is multiplexed with the system bus and is available only when the system bus is disabled, by setting EBDIS bit in register MEMCON. When operating as the system bus, PORTE is configured as the high order
byte of the address/data bus (AD15:AD8), or as the high order address byte (A15:A8), if address and data buses are de-multiplexed.

Note: On Power-on Reset, PORTE defaults to the system bus.

EXAMPLE 9-5: INITIALIZING PORTE

| CLRF | PORTE | ; Initialize PORTE by <br> ; clearing output <br> ; data latches |
| :---: | :---: | :---: |
| CLRF | LATE | ; Alternate method <br> ; to clear output <br> ; data latches |
| MOVLW | 03h | ; Value used to <br> ; initialize data <br> ; direction |
| MOVWF | TRISE | ; Set RE1:RE0 as inputs <br> ; RE7:RE2 as outputs |

FIGURE 9-9: PORTE BLOCK DIAGRAM IN I/O MODE


Note 1: I/O pins have diode protection to VDD and Vss.

FIGURE 9-10: PORTE BLOCK DIAGRAM IN SYSTEM BUS MODE


Note 1: I/O pins have diode protection to VDD and Vss.

## TABLE 9-9: PORTE FUNCTIONS

| Name | Bit\# | Buffer Type | Function |
| :---: | :---: | :---: | :---: |
| RE0/AD8/A8 ${ }^{(2)}$ | bit0 | ST/TTL ${ }^{(1)}$ | Input/output port pin or Address/Data bit 8 |
| RE1/AD9/A9 ${ }^{(2)}$ | bit1 | ST/TTL ${ }^{(1)}$ | Input/output port pin or Address/Data bit 9 |
| RE2/AD10/A10 ${ }^{(2)}$ | bit2 | ST/TTL ${ }^{(1)}$ | Input/output port pin or Address/Data bit 10 |
| RE3/AD11/A11 ${ }^{(2)}$ | bit3 | ST/TTL ${ }^{(1)}$ | Input/output port pin or Address/Data bit 11 |
| RE4/AD12/A12 ${ }^{(2)}$ | bit4 | ST/TTL ${ }^{(1)}$ | Input/output port pin or Address/Data bit 12 |
| RE5/AD13/A13 ${ }^{(2)}$ | bit5 | ST/TTL ${ }^{(1)}$ | Input/output port pin or Address/Data bit 13 |
| RE6/AD14/A14 ${ }^{(2)}$ | bit6 | ST/TTL ${ }^{(1)}$ | Input/output port pin or Address/Data bit 14 |
| RE7/AD15/A15 ${ }^{(2)}$ | bit7 | ST/TTL ${ }^{(1)}$ | Input/output port pin or Address/Data bit 15 |

Legend: ST = Schmitt Trigger input, TTL = TTL input
Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in System Bus mode.
2: REx is used as a multiplexed address/data bus for PIC18C601 and PIC18C801 in 16-bit mode, and as an address only for PIC18C801 in 8-bit mode.

TABLE 9-10: $\quad$ SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISE | PORTE Data Direction Control Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| PORTE | Read PORTE pin/Write PORTE Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| LATE | Read PORTE Data Latch/Write PORTE Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| MEMCON | EBDIS | PGRM | WAIT1 | WAIT0 | - | - | WM1 | WM0 | 0000 --00 | 0000--00 |



## PIC18C601/801

### 9.6 PORTF, LATF, and TRISF Registers

PORTF is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISF. Setting a TRISF bit (= 1) will make the corresponding PORTF pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISF bit $(=0)$ will make the corresponding PORTF pin an output (i.e., put the contents of the output latch on the selected pin).
Read-modify-write operations on the LATF register reads and writes the latched output value for PORTF.
PORTF pins, RF2:RF0, are multiplexed with analog inputs. The operation of these pins are selected by ADCON0 and ADCON1 registers.
PORTF pins, RF3 and RF5, are multiplexed with two of the integrated chip select signals $\overline{\mathrm{CSIO}}$ and $\overline{\mathrm{CS}}$. For PIC18C801, pin RF4 is multiplexed with chip select signal $\overline{\mathrm{CS} 2}$, while for PIC18C601, it is multiplexed with system bus signal A16. For PIC18C801 devices, both CSEL2 and CSELIO registers must set to all zero, to enable these pins as I/O pins, while for PIC18C601 devices, only CSELIO register needs to be set to zero. For PIC18C601 devices, pin RF4 can only be configured as I/O when the EBDIS bit is set and execution is taking place in internal Boot RAM.
PORTF pins, RF7:RF6, are multiplexed with the system bus control signal $\overline{\mathrm{UB}}$ and $\overline{\mathrm{LB}}$, respectively, when a device with 16-bit bus execution is used. These pins can be configured as I/O pins by setting WM bits in the MEMCON register to any value other than '01'.

Note 1: On Power-on Reset, PORTF pins RF2:RF0 default to A/D inputs.
2: On Power-on Reset, PORTF pins RF7:RF3 for PIC18C801 and pins RF7:RF5, RF3 for PIC18C601, default to system bus signals.

## EXAMPLE 9-6: INITIALIZING PORTF

| CLRF | PORTF | $\begin{aligned} & \text {; Initialize PORTF by } \\ & \text {; clearing output } \\ & \text {; data latches } \end{aligned}$ |
| :---: | :---: | :---: |
| CLRF | LATF | ; Alternate method <br> ; to clear output <br> ; data latches |
| MOVLW | OFh | ; |
| MOVWF | ADCON1 | ; Set PORTF as digital I/O |
| MOVLW | 0 CFh | ```; Value used to ; initialize data ; direction``` |
| MOVWF | TRISF | ; Set RF3:RFO as inputs <br> ; RF5:RF4 as outputs <br> ; RF7:RF6 as inputs |

EXAMPLE 9-7: PROGRAMMING CHIP SELECT SIGNALS


FIGURE 9-11: RF2:RFO PINS BLOCK DIAGRAM


To A/D Converter

Note: I/O pins have diode protection to VdD and Vss.

FIGURE 9-12: RF5:RF3 PINS BLOCK DIAGRAM


Note 1: I/O pins have diode protection to VDD and VSS.

FIGURE 9-13: RF7:RF6 PINS BLOCK DIAGRAM


Note 1: I/O pins have diode protection to VdD and Vss.

## PIC18C601/801

TABLE 9-11: PORTF FUNCTIONS

| Name | Bit\# | Buffer Type | Function |
| :---: | :---: | :---: | :---: |
| RF0/AN5 | bit0 | ST | Input/output port pin or analog input |
| RF1/AN6 | bit1 | ST | Input/output port pin or analog input |
| RF2/AN7 | bit2 | ST | Input/output port pin or analog input |
| RF3/CSIO | bit3 | ST | Input/output port pin or I/O chip select |
| RF4/A16/CS2 ${ }^{(1)}$ | bit4 | ST | Input/output port pin or chip select 2 or address bit 16 |
| RF5/CS1 | bit5 | ST | Input/output port pin or chip select 1 |
| RF6/LB | bit6 | ST | Input/output port pin or low byte select signal for external memory |
| RF7/UB | bit7 | ST | Input/output port pin or high byte select signal for external memory |

Legend: ST = Schmitt Trigger input
Note 1: $\overline{\mathrm{CS} 2}$ is available only on PIC18C801.

TABLE 9-12: $\quad$ SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: <br> POR, <br> BOR | Value on all <br> other <br> RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISF | PORTF Data Direction Control Register |  | 11111111 | 11111111 |  |  |  |  |  |  |
| PORTF | Read PORTF pin/Write PORTF Data Latch |  | xxxx xxxx | uuuu uuuu |  |  |  |  |  |  |
| LATF | Read PORTF Data Latch/Write PORTF Data Latch |  | 00000000 | uuuu uuuu |  |  |  |  |  |  |
| ADCON1 | - | - | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | --000000 | --000000 |
| MEMCON | EBDIS | PGRM | WAIT1 | WAIT0 | - | - | WM1 | WM0 | $0000--00$ | $0000-00$ |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged. Shaded cells are not used by PORTF.

### 9.7 PORTG, LATG, and TRISG Registers

PORTG is a 5-bit wide, bi-directional port. The corresponding data direction register is TRISG. Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISG bit $(=0)$ will make the corresponding PORTG pin an output (i.e., put the contents of the output latch on the selected pin).
Read-modify-write operations on the LATG register read and write the latched output value for PORTG.
PORTG is multiplexed with system bus control signals ALE, $\overline{O E}, \overline{W R H}, \overline{W R L}$ and BAO. The $\overline{W R H}$ signal is the only signal that is disabled and configured as a port pin (RG3) during external program execution in 8-bit mode. All other pins are by default, system bus control signals. PORTG can be configured as an I/O port by setting EBDIS bit in the MEMCON register and when execution is taking place in internal program RAM.

Note: On Power-on Reset, PORTG defaults to system bus signals.

## EXAMPLE 9-8: INITIALIZING PORTG

| CLRF | PORTG | Initialize PORTG by clearing output data latches |
| :---: | :---: | :---: |
| CLRF | LATG | Alternate method to clear output ; data latches |
| MOVLW | 04h | Value used to initialize data direction |
| MOVWF | TRISG | ; Set RG1:RG0 as outputs <br> ; RG2 as input <br> ; RG4:RG3 as outputs |

FIGURE 9-14: PORTG BLOCK DIAGRAM IN I/O MODE


Note 1: I/O pins have diode protection to VDD and Vss.

## PIC18C601/801

FIGURE 9-15: PORTG BLOCK DIAGRAM IN SYSTEM BUS MODE


Note 1: I/O pins have diode protection to VDD and Vss.

## TABLE 9-13: PORTG FUNCTIONS

| Name | Bit\# | Buffer Type | Function |
| :---: | :---: | :---: | :--- |
| RG0/ALE | bit0 | ST | Input/output port pin or Address Latch Enable signal for external memory |
| RG1/ $\overline{\text { SE }}$ | bit1 | ST | Input/output port pin or Output Enable signal for external memory |
| RG2/ $\overline{\text { WRL }}$ | bit2 | ST | Input/output port pin or Write Low byte signal for external memory |
| RG3/ $\overline{\text { WRH }}$ | bit3 | ST | Input/output port pin or Write High byte signal for external memory |
| RG4/BA0 | bit4 | ST | Input/output port pin or Byte Address 0 signal for external memory |

Legend: ST = Schmitt Trigger input

TABLE 9-14: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: <br> POR, <br> BOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Value on all <br> other <br> RESETS |  |  |  |  |  |  |  |  |  |
| TRISG | PORTG Data Direction Control Register |  |  |  |  |  |  |  |  |
| PORTG | Read PORTG pin/Write PORTG Data Latch |  |  |  |  |  |  |  |  |
| LATG | Read PORTG Data Latch/Write PORTG Data Latch | ---11111 | ---11111 |  |  |  |  |  |  |
| MEMCON | EBDIS | PGRM | WAIT1 | WAIT0 | - | - | WM1 | WMO | $0000--00$ |

Legend: $x=$ unknown, $u=$ unchanged. Shaded cells are not used by PORTG.

### 9.8 PORTH, LATH, and TRISH Registers

Note: PORTH is available only on PIC18C801 devices.

PORTH is an 8-bit wide, bi-directional I/O port. The corresponding data direction register is TRISH. Setting a TRISH bit (= 1 ) will make the corresponding PORTH pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISH bit (=0) will make the corresponding PORTH pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATH register read and write the latched output value for PORTH.
Pins RH7:RH4 are multiplexed with analog inputs AN18:AN11, while pins RH3:RH0 are multiplexed with system address bus A19:A16. By default, pins RH7:RH4 will setup as A/D inputs and pins RH3:RH0 will setup as system address bus. Register ADCON1 configures RH7:RH4 as I/O or A/D inputs. Register MEMCON configures RH3:RH0 as I/O or system bus pins.

Note 1: On Power-on Reset, PORTH pins RH7:RH4 default to A/D inputs and read as '0'.
2: On Power-on Reset, PORTH pins RH3:RH0 default to system bus signals.

## EXAMPLE 9-9: INITIALIZING PORTH

| CLRF | PORTH | ; Initialize PORTH by <br> ; clearing output <br> ; data latches |
| :---: | :---: | :---: |
| CLRF | LATH | ; Alternate method <br> ; to clear output <br> ; data latches |
| MOVLW | 0 Fh | ; |
| MOVWF | ADCON1 | ; |
| MOVLW | 0 CFh | ; Value used to <br> ; initialize data <br> ; direction |
| MOVWF | TRISH | ; Set RH3:RHO as inputs <br> ; RH5:RH4 as outputs <br> ; RH7:RH6 as inputs |

FIGURE 9-16: RH3:RHO PINS BLOCK DIAGRAM IN I/O MODE


Note 1: I/O pins have diode protection to VDD and Vss.

FIGURE 9-17: RH7:RH4 PINS BLOCK DIAGRAM


Note 1: I/O pins have diode protection to VDD and Vss.

FIGURE 9-18: RH3:RH0 PINS BLOCK DIAGRAM IN SYSTEM BUS MODE


Note 1: I/O pins have diode protection to VDD and VSS.

## TABLE 9-15: PORTH FUNCTIONS

| Name | Bit\# | Buffer Type | Function |
| :---: | :---: | :---: | :---: |
| RH0/A16 ${ }^{(1)}$ | bit0 | ST | Input/output port pin or Address bit 16 for external memory interface |
| RH1/A17 ${ }^{(1)}$ | bit1 | ST | Input/output port pin or Address bit 17 for external memory interface |
| RH2/A18 ${ }^{(1)}$ | bit2 | ST | Input/output port pin or Address bit 18 for external memory interface |
| RH3/A19 ${ }^{(1)}$ | bit3 | ST | Input/output port pin or Address bit 19 for external memory interface |
| RH4/AN8 ${ }^{(1)}$ | bit4 | ST | Input/output port pin or analog input channel 8 |
| RH5/AN9 ${ }^{(1)}$ | bit5 | ST | Input/output port pin or analog input channel 9 |
| RH6/AN10 ${ }^{(1)}$ | bit6 | ST | Input/output port pin or analog input channel 10 |
| RH7/AN11 ${ }^{(1)}$ | bit7 | ST | Input/output port pin or analog input channel 11 |

Legend: ST = Schmitt Trigger input
Note 1: PORTH is available only on PIC18C801 devices.

TABLE 9-16: SUMMARY OF REGISTERS ASSOCIATED WITH PORTH

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISH | PORTH Data Direction Control Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| PORTH | Read PORTH pin/Write PORTH Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| LATH | Read PORTH Data Latch/Write PORTH Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| ADCON1 | - | - | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | --00 0000 | --00 0000 |
| MEMCON | EBDIS | PGRM | WAIT1 | WAITO | - | - | WM1 | WM0 | 0000--00 | 0000--00 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, - = unimplemented. Shaded cells are not used by PORTH.

## PIC18C601/801

### 9.9 PORTJ, LATJ, and TRISJ Registers

Note: PORTJ is available only on PIC18C801 devices.

PORTJ is an 8-bit wide, bi-directional I/O port. The corresponding data direction register is TRISJ. Setting a TRISJ bit ( $=1$ ) will make the corresponding PORTJ pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISJ bit (=0) will make the corresponding PORTJ pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATJ register read and write the latched output value for PORTJ.
PORTJ is multiplexed with de-multiplexed system data bus D7:D0, when device is configured in 8-bit execution mode. Register MEMCON configures PORTJ as I/O or system bus pins.

Note: On Power-on Reset, PORTJ defaults to system bus signals.

## EXAMPLE 9-10: INITIALIZING PORTJ

| CLRF | PORTJ | ; Initialize PORTJ by <br> ; clearing output <br> ; data latches |
| :---: | :---: | :---: |
| CLRF | LATJ | ; Alternate method <br> ; to clear output <br> ; data latches |
| MOVLW | 0 CFh | ; Value used to <br> ; initialize data <br> ; direction |
| MOVWF | TRISJ | ; Set RJ3:RJO as inputs <br> ; RJ5:RJ4 as outputs <br> ; RJ7:RJ6 as inputs |

FIGURE 9-19: PORTJ BLOCK DIAGRAM IN I/O MODE


Note 1: I/O pins have diode protection to VDD and Vss.

FIGURE 9-20: PORTJ BLOCK DIAGRAM IN SYSTEM DATA BUS MODE


Note 1: I/O pins have diode protection to VDD and VSS.

## PIC18C601/801

TABLE 9-17: PORTJ FUNCTIONS

| Name | Bit\# | Buffer Type | Function |
| :---: | :---: | :---: | :---: |
| RJO/D0 ${ }^{(1)}$ | bit0 | ST/TTL | Input/output port pin or Data bit 0 for external memory interface |
| RJ1/D1 ${ }^{(1)}$ | bit1 | ST/TTL | Input/output port pin or Data bit 1 for external memory interface |
| RJ2/D2 ${ }^{(1)}$ | bit2 | ST/TTL | Input/output port pin or Data bit 2 for external memory interface |
| RJ3/D3 ${ }^{(1)}$ | bit3 | ST/TTL | Input/output port pin or Data bit 3 for external memory interface |
| RJ4/D4 ${ }^{(1)}$ | bit4 | ST/TTL | Input/output port pin or Data bit 4 for external memory interface |
| RJ5/D5 ${ }^{(1)}$ | bit5 | ST/TTL | Input/output port pin or Data bit 5 for external memory interface |
| RJ6/D6 ${ }^{(1)}$ | bit6 | ST/TTL | Input/output port pin or Data bit 6 for external memory interface |
| RJ7/D7 ${ }^{(1)}$ | bit7 | ST/TTL | Input/output port pin or Data bit 7 for external memory interface |

Legend: ST = Schmitt Trigger input, TTL = TTL input
Note 1: PORTJ is available only on PIC18C801 devices.

TABLE 9-18: $\quad$ SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISJ | PORTJ Data Direction Control Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| PORTJ | Read PORTJ pin/Write PORTJ Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| LATJ | Read PORTJ Data Latch/Write PORTJ Data Latch |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| MEMCON | EBDIS | PGRM | WAIT1 | WAITO | - | - | WM1 | WM0 | 0000--00 | 0000--00 |

Legend: $x=$ unknown, $u=$ unchanged. Shaded cells are not used by PORTJ.

### 10.0 TIMERO MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/ counter
- Readable and writable
- Dedicated 8-bit software programmable prescaler
- Clock source selectable to be external or internal
- Interrupt on overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- Edge select for external clock

Register 10-1 shows the Timer0 Control register (TOCON).
Figure 10-1 shows a simplified block diagram of the Timer0 module in 8 -bit mode and Figure $10-2$ shows a simplified block diagram of the Timer0 module in 16-bit mode.
The TOCON register is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

Note: Timer0 is enabled on POR.

## REGISTER 10-1: TOCON REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMR0ON | T08BIT | T0CS | T0SE | PSA | TOPS2 | TOPS1 | TOPS0 |
| bit 7 |  |  |  |  |  |  |  |

bit 7 TMROON: Timer0 On/Off Control bit
1 = Enables Timer0
$0=$ Stops Timer0
bit 6 T08BIT: Timer0 8-bit/16-bit Control bit
$1=$ Timer0 is configured as an 8-bit timer/counter
$0=$ Timer0 is configured as a 16 -bit timer/counter
bit 5 TOCS: Timer0 Clock Source Select bit
1 = Transition on TOCKI pin
$0=$ Internal instruction cycle clock (CLKOUT)
bit 4 TOSE: Timer0 Source Edge Select bit
1 = Increment on high-to-low transition on TOCKI pin
$0=$ Increment on low-to-high transition on TOCKI pin
bit $3 \quad$ PSA: Timer0 Prescaler Assignment bit
1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.
$0=$ Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits
$111=1: 256$ prescale value
$110=1: 128$ prescale value
$101=1: 64$ prescale value
$100=1: 32$ prescale value
$011=1: 16$ prescale value
$010=1: 8$ prescale value
$001=1: 4$ prescale value
$000=1: 2$ prescale value

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as '0' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' = Bit is set | ' 0 ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

FIGURE 10-1: TIMERO BLOCK DIAGRAM IN 8-BIT MODE


Note 1: Upon RESET, Timer0 is enabled in 8-bit mode with clock input from TOCKI max. prescale.
2: I/O pins have diode protection to VDD and Vss.

FIGURE 10-2: TIMERO BLOCK DIAGRAM IN 16-BIT MODE


[^2]
### 10.1 TimerO Operation

Timer0 can operate as a timer or as a counter.
Timer mode is selected by clearing the TOCS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMROL register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMROL register.
Counter mode is selected by setting the TOCS bit. In Counter mode, Timer0 will increment either on every rising, or falling edge, of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (TOSE). Clearing the TOSE bit selects the rising edge. Restrictions on the external clock input are discussed below.
When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (TosC). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

### 10.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and TOPS2:TOPS0 bits determine the prescaler assignment and prescale ratio.
Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of $1: 2,1: 4, \ldots, 1: 256$ are selectable.
When assigned to the Timer0 module, all instructions writing to the TMRO register (e.g. CLRF TMRO, MOVWF TMRO, BSF TMRO, x.... etc.) will clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0, will clear the prescaler count but will not change the prescaler assignment.

### 10.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution).

### 10.3 TimerO Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 0000 h in 16 -bit mode. This overflow sets the TMROIF bit. The interrupt can be masked by clearing the TMROIE bit. The TMROIF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMRO interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

### 10.4 16-Bit Mode Timer Reads and Writes

Timer0 can be set in 16 -bit mode by clearing TOCON T08BIT. Registers TMROH and TMROL are used to access 16 -bit timer value.
TMROH is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 10-1). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMROH is updated with the contents of the high byte of Timer0 during a read of TMROL. This provides the ability to read all 16 -bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.
A write to the high byte of Timer0 must also take place through the TMROH buffer register. Timer0 high byte is updated with the contents of the buffered value of TMROH, when a write occurs to TMROL. This allows all 16 -bits of Timer0 to be updated at once.

TABLE 10-1: REGISTERS ASSOCIATED WITH TIMERO

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMROL | Timer0 Module's Low Byte Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| TMROH | Timer0 Module's High Byte Register |  |  |  |  |  |  |  | 00000000 | 00000000 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INTOIE | RBIE | TMROIF | INTOIF | RBIF | 0000 000x | 0000 000u |
| TOCON | TMR0ON | T08BIT | TOCS | TOSE | PSA | TOPS2 | T0PS1 | TOPS0 | 11111111 | 11111111 |
| TRISA | - | PORTA Data Direction Register |  |  |  |  |  |  | --11 1111 | --11 1111 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented locations read as ' 0 '. Shaded cells are not used by Timer0.

## PIC18C601/801

### 11.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers: TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- RESET from CCP module special event trigger

Register 11-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module as well as contains the Timer1 oscillator enable bit (T1OSCEN). Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON register).
Figure $11-1$ is a simplified block diagram of the Timer1 module.

## Note: Timer1 is disabled on POR.

## REGISTER 11-1: T1CON REGISTER

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RD16 | - | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON |

bit 7
bit 0

| bit 7 | RD16: 16-bit Read/Write Mode Enable bit |
| :---: | :---: |
|  | 1 = Enables register Read/Write of TImer1 in one 16-bit operation $0=$ Enables register Read/Write of Timer1 in two 8-bit operations |
| bit 6 | Unimplemented: Read as '0' |
| bit 5-4 | T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits |
|  | $11=1: 8$ Prescale value |
|  | $10=1: 4$ Prescale value |
|  | $01=1: 2$ Prescale value |
|  | $00=1: 1$ Prescale value |
| bit 3 | T1OSCEN: Timer1 Oscillator Enable bit |
|  | 1 = Timer1 Oscillator is enabled |
|  | $0=$ Timer1 Oscillator is shut-off |
|  | The oscillator inverter and feedback resistor are turned off to eliminate power drain. |
| bit 2 | T1SYNC: Timer1 External Clock Input Synchronization Select bit |
|  | When TMR1CS = 1: |
|  | 1 = Do not synchronize external clock input |
|  | 0 = Synchronize external clock input |
|  | When TMR1CS = 0: |
|  | This bit is ignored. Timer1 uses the internal clock when TMR1CS $=0$. |
| bit 1 | TMR1CS: Timer1 Clock Source Select bit |
|  | 1 = External clock from pin RC0/T1OSO/T13CKI (on the rising edge) |
|  | $0=$ Internal clock (Fosc/4) |
| bit 0 | TMR1ON: Timer1 On bit |
|  | 1 = Enables Timer1 |
|  | 0 = Stops Timer 1 |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

### 11.1 Timer1 Operation

Timer1 can operate in one of these modes:

- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON register).

Note: When Timer1 is configured in an Asynchronous mode, care must be taken to make sure that there is no incoming pulse while Timer1 is being turned off. If there is an incoming pulse while Timer1 is being turned off, Timer1 value may become unpredictable.
If an application requires that Timer1 be turned off and if it is possible that Timer1 may receive an incoming pulse while being turned off, synchronize the external clock first, by clearing the $\overline{\text { T1SYNC }}$ bit of register T1CON. Please note that this may cause Timer1 to miss up to one count.

When TMR1CS is clear, Timer1 increments every instruction cycle. When TMR1CS is set, Timer1 increments on every rising edge of the external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC $<1: 0>$ value is ignored.
Timer1 also has an internal "RESET input". This RESET can be generated by the CCP module (Table 14.0).

## FIGURE 11-1: TIMER1 BLOCK DIAGRAM



Note 1: When enable bit T1OSCEN is cleared, the inverter and feedback resistor are turned off. This reduces power drain.

## FIGURE 11-2: TIMER1 BLOCK DIAGRAM: 16-BIT READ/WRITE MODE



Note 1: When enable bit T1OSCEN is cleared, the inverter and feedback resistor are turned off. This reduces power drain.

### 11.2 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON register). The oscillator is a low power oscillator rated up to 200 kHz . It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 11-1 shows the capacitor selection for the Timer1 oscillator.
The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

TABLE 11-1: CAPACITOR SELECTION FOR the Alternate OSCILLATOR

| Osc Type | Freq | C1 | C2 |
| :---: | :---: | :---: | :---: |
| LP | 32 kHz | TBD $^{(1)}$ | $\mathrm{TBD}^{(1)}$ |
| Crystal to be Tested: |  |  |  |
| 32.768 kHz | Epson C-001R32.768K-A | QOPPRM |  |

Note 1: Microchip suggests 33pf as astarting point in validating the osaid tator circuit.
2: Higher capacitange ingreases the stability of the oscikatar, outalso increases the start-uptime
3: Sineereach Pesonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
4: Capacitor values are for design guidance only.

### 11.3 Timer1 Interrupt

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR registers). This interrupt can be enabled/disabled by setting/ clearing TMR1 interrupt enable bit TMR1IE (PIE registers).

### 11.4 Resetting Timer1 using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note: The special event triggers from the CCP1 module will not set interrupt flag bit TMR1IF (PIR registers).
Timer1 must be configured for either Timer, or Synchronized Counter mode, to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.
In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.
In this mode of operation, the CCPR1H:CCPR1L registers pair, effectively becomes the period register for Timer1.

### 11.5 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16 -bit reads and writes (see Figure 11-2). When the RD16 control bit (T1CON register) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1, without having to determine whether a read of the high byte followed by a read of the low byte is valid, due to a rollover between reads.
A write to the high byte of Timer1 must also take place through the TMR1H buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 -bits to both the high and low bytes of Timer1 at once.
The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 high byte buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

## PIC18C601/801

TABLE 11-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | $\begin{gathered} \hline \text { GIE/ } \\ \text { GIEH } \end{gathered}$ | $\begin{aligned} & \hline \hline \text { PEIE/ } \\ & \text { GIEL } \end{aligned}$ | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF | 0000 000x | 0000 000u |
| PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 0000 | -000 0000 |
| PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 0000 | -000 0000 |
| IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 0000 | -000 0000 |
| TMR1L | Holding register for the Least Significant Byte of the 16-bit TMR1 register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| TMR1H | Holding register for the Most Significant Byte of the 16-bit TMR1 register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuua |
| T1CON | RD16 | - | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | 0-00 0000 | u-uu uuuu |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented, read as ' 0 '. Shaded cells are not used by the Timer1 module.

### 12.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to $1: 16$ )
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift
Register 12-1 shows the Timer2 Control register. Timer2 can be shut-off by clearing control bit TMR2ON (T2CON register), to minimize power consumption. Figure 12-1 is a simplified block diagram of the Timer2 module. The prescaler and postscaler selection of Timer2 are controlled by this register.


### 12.1 Timer2 Operation

Timer2 can be used as the PWM time-base for the PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device RESET. The input clock (Fosc/4) has a prescale option of 1:1, $1: 4$, or $1: 16$, selected by control bits T2CKPS1:T2CKPS0 (T2CON register). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to $1: 16$ scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, PIR registers).
The prescaler and postscaler counters are cleared when any of the following occurs:

- A write to the TMR2 register
- A write to the T2CON register
- Any device RESET (Power-on Reset, $\overline{\text { MCLR }}$ Reset, or Watchdog Timer Reset)
TMR2 is not cleared when T2CON is written.
Note: Timer2 is disabled on POR.


## REGISTER 12-1: T2CON REGISTER

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| bit 7 |  |  |  |  |  |  | bit 0 |

bit $7 \quad$ Unimplemented: Read as '0'
bit 6-3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits
$0000=1: 1$ Postscale
0001 = 1:2 Postscale
-
-
-
$1111=1: 16$ Postscale
bit 2 TMR2ON: Timer2 On bit
1 = Timer2 is on
$0=$ Timer2 is off
bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
$00=$ Prescaler is 1
$01=$ Prescaler is 4
$1 \mathrm{x}=$ Prescaler is 16

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $\prime 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

## PIC18C601/801

### 12.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.

### 12.3 Output of TMR2

The output of TMR2 (before the postscaler) is a clock input to the Synchronous Serial Port module, which optionally uses it to generate the shift clock.

FIGURE 12-1: TIMER2 BLOCK DIAGRAM


Note 1: TMR2 register output can be software selected by the SSP Module as a baud clock.

TABLE 12-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | $\begin{aligned} & \hline \text { GIE/ } \\ & \text { GIEH } \end{aligned}$ | PEIE/ GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF | 0000 000x | 0000 000u |
| PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 0000 | -000 0000 |
| PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 0000 | -000 0000 |
| IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 0000 | -000 0000 |
| TMR2 | Timer2 Module's Register |  |  |  |  |  |  |  | 00000000 | 00000000 |
| T2CON | - | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | -000 0000 |
| PR2 | Timer2 Period Register |  |  |  |  |  |  |  | 11111111 | 11111111 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented, read as ' 0 '. Shaded cells are not used by the Timer2 module.

### 13.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter
(Two 8-bit registers: TMR3H and TMR3L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- RESET from CCP module trigger

Figure $13-1$ is a simplified block diagram of the Timer3 module.
Register 13-1 shows the Timer3 Control register. This register controls the operating mode of the Timer3 module and sets the CCP clock source.
Register 11-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 oscillator enable bit (T1OSCEN), which can be a clock source for Timer3.

Note: Timer3 is disabled on POR.

## REGISTER 13-1: T3CON REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON |

bit 7 RD16: 16-bit Read/Write Mode Enable
1 = Enables register Read/Write of Timer3 in one 16-bit operation
$0=$ Enables register Read/Write of Timer3 in two 8-bit operations
bit 6,3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits
$1 \mathrm{x}=$ Timer3 is the clock source for compare/capture CCP modules
$01=$ Timer3 is the clock source for compare/capture of CCP2,
Timer1 is the clock source for compare/capture of CCP1
$00=$ Timer1 is the clock source for compare/capture CCP modules
bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits
$11=1: 8$ Prescale value
$10=1: 4$ Prescale value
$01=1: 2$ Prescale value
$00=1: 1$ Prescale value
bit $2 \quad \overline{T 3 S Y N C}:$ Timer3 External Clock Input Synchronization Control bit (Not usable if the system clock comes from Timer1/Timer3)
When TMR3CS = 1:
1 = Do not synchronize external clock input
$0=$ Synchronize external clock input
When TMR3CS $=0$ :
This bit is ignored. Timer3 uses the internal clock when TMR3CS $=0$.
bit 1 TMR3CS: Timer3 Clock Source Select bit
1 = External clock input from Timer1 oscillator or T1CKI (on the rising edge after the first falling edge)
$0=$ Internal clock (FOSC/4)
bit $0 \quad$ TMR3ON: Timer3 On bit
1 = Enables Timer3
$0=$ Stops Timer3

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $\prime 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

## PIC18C601/801

### 13.1 Timer3 Operation

Timer3 can operate in one of these modes:

- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON register).

When TMR3CS $=0$, Timer3 increments every instruction cycle. When TMR3CS = 1, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC $<1: 0>$ value is ignored.
Timer3 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 13.0).

FIGURE 13-1: TIMER3 BLOCK DIAGRAM


Note 1: When enable bit T1OSCEN is cleared, the inverter and feedback resistor are turned off. This reduces power drain.

FIGURE 13-2: TIMER3 BLOCK DIAGRAM CONFIGURED IN 16-BIT READ/WRITE MODE


Note 1: When enable bit T1OSCEN is cleared, the inverter and feedback resistor are turned off. This reduces power drain.

### 13.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN bit (T1CON Register). The oscillator is a low power oscillator rated up to 200 kHz . Refer to "Timer1 Module", Section 11.0, for Timer1 oscillator details.

### 13.3 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR3IF (PIE registers). This interrupt can be enabled/disabled by setting/clearing TMR3 interrupt enable bit TMR3IE (PIE registers).

### 13.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 $=1011$ ), this signal will reset Timer3.

Note: The special event triggers from the CCP module will not set interrupt flag bit TMR3IF (PIR registers).
Timer3 must be configured for either Timer, or Synchronized Counter mode, to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this RESET operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L registers pair becomes the period register for Timer3. Refer to Section 14.0, "Capture/Compare/PWM (CCP) Modules", for CCP details.

TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | $\begin{gathered} \hline \text { GIE/ } \\ \text { GIEH } \end{gathered}$ | PEIE/ GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF | 0000 000x | 0000 000u |
| PIR2 | - | - | - | - | BCLIF | LVDIF | TMR3IF | CCP2IF | -- 0000 | -0-- 0000 |
| PIE2 | - | - | - | - | BCLIE | LVDIE | TMR3IE | CCP2IE | ---- 0000 | -0-- 0000 |
| IPR2 | - | - | - | - | BCLIP | LVDIP | TMR3IP | CCP2IP | -- 0000 | -0-- 0000 |
| TMR3L | Holding register for the Least Significant Byte of the 16-bit TMR3 register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| TMR3H | Holding register for the Most Significant Byte of the 16-bit TMR3 register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| T1CON | RD16 | - | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | 0-00 0000 | u-uu uuuu |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 00000000 | uuuu uuuu |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented, read as ' 0 '. Shaded cells are not used by the Timer3 module.

## PIC18C601/801

NOTES:

### 14.0 CAPTURE/COMPARE/PWM (CCP) MODULES

Each CCP (Capture/Compare/PWM) module contains a 16-bit register that can operate as a 16-bit capture register, as a 16-bit compare register, or as a PWM Duty Cycle register. Table 14-1 shows the timer resources of the CCP module modes.

The operation of CCP1 is identical to that of CCP2, with the exception of the special event trigger. Therefore, operation of a CCP module in the following sections is described, with respect to CCP1.
Table 14-2 shows the interaction of the CCP modules.
Register 14-1 shows the CCPx Control registers (CCPxCON). For the CCP1 module, the register is called CCP1CON and for the CCP2 module, the register is called CCP2CON.

## REGISTER 14-1: CCP1CON REGISTER

 CCP2CON REGISTER| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 |
| bit 7 bit 0 |  |  |  |  |  |  |  |
| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| - | - | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 |

bit 7-6 Unimplemented: Read as '0'
bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit1 and bit0
Capture mode:
Unused
Compare mode:
Unused
PWM mode:
These bits are the two LSbs (bit1 and bit0) of the 10-bit PWM duty cycle. The upper eight bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.
bit 3-0 CCPxM3:CCPxM0: CCPx Mode Select bits
0000 = Capture/Compare/PWM off (resets CCPx module)
0001 = Reserved
0010 = Compare mode, toggle output on match (CCPxIF bit is set)
0011 = Reserved
0100 = Capture mode, every falling edge
0101 = Capture mode, every rising edge
$0110=$ Capture mode, every 4th rising edge
0111 = Capture mode, every 16th rising edge
$1000=$ Compare mode,
Initialize CCP pin Low, on compare match force CCP pin High (CCPIF bit is set)
1001 = Compare mode,
Initialize CCP pin High, on compare match force CCP pin Low (CCPIF bit is set)
1010 = Compare mode,
Generate software interrupt on compare match
(CCPIF bit is set, CCP pin is unaffected)
1011 = Compare mode,
Trigger special event (CCPIF bit is set, reset TMR1 or TMR3)
$11 x x=$ PWM mode

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

## PIC18C601/801

### 14.1 CCP1 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

### 14.2 CCP2 Module

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

## TABLE 14-1: CCP MODE - TIMER RESOURCE

| CCP Mode | Timer Resource |
| :---: | :---: |
| Capture | Timer1 or Timer3 |
| Compare | Timer1 or Timer3 |
| PWM | Timer2 |

### 14.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 or TMR3 registers, when an event occurs on pin RC2/CCP1. An event is defined as:

- every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 ( $\mathrm{CCP} 1 \mathrm{CON}<3: 0>$ ). When a capture is made, the interrupt request flag bit CCP1IF (PIR registers) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

### 14.3.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC $<2>$ bit.

Note: If the RC2/CCP1 is configured as an output, a write to the port can cause a capture condition.

### 14.3.2 TIMER1/TIMER3 MODE SELECTION

The timers used with the capture feature (either Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer used with each CCP module is selected in the T3CON register.

TABLE 14-2: INTERACTION OF TWO CCP MODULES

| CCPx Mode | CCPy Mode | Interaction |
| :---: | :---: | :--- |
| Capture | Capture | TMR1 or TMR3 time-base. Time-base can be different for each CCP. |
| Capture | Compare | The compare could be configured for the special event trigger, which clears either TMR1 <br> or TMR3, depending upon which time-base is used. |
| Compare | Compare | The compare(s) could be configured for the special event trigger, which clears TMR1 or <br> TMR3, depending upon which time-base is used. |
| PWM | PWM | The PWMs will have the same frequency and update rate (TMR2 interrupt). |
| PWM | Capture | None. |
| PWM | Compare | None. |

### 14.3.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE registers) clear to avoid false interrupts and should clear the flag bit CCP1IF, following any such change in operating mode.

### 14.3.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 14-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

## EXAMPLE 14-1: CHANGING BETWEEN CAPTURE PRESCALERS

| CLRF | CCPICON, F | ; Turn CCP module off |
| :--- | :--- | :--- |
| MOVLW | NEW_CAPT_PS | ; Load WREG with the |
|  |  | ; new prescaler mode |
| MOVWF value and CCP ON |  |  |$\quad$ CCPICON $\quad$| ; Load CCPICON with |
| :--- |
|  |

FIGURE 14-1: CAPTURE MODE OPERATION BLOCK DIAGRAM


## PIC18C601/801

### 14.4 Compare Mode

In Compare mode, the 16-bit CCPR1 (CCPR2) register value is constantly compared against either the TMR1 register pair value, or the TMR3 register pair value. When a match occurs, the RC2/CCP1 (RC1/CCP2) pin can have one of the following actions:

- Driven high
- Driven low
- Toggle output (high to low or low to high)
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP2M3:CCP2M0). At the same time, interrupt flag bit CCP1IF (CCP2IF) is set.

### 14.4.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRISC bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the data latch.

### 14.4.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

### 14.4.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

### 14.4.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.
The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCPx resets either the TMR1, or TMR3 register pair. Additionally, the CCP2 Special Event Trigger will start an A/D conversion, if the A/D module is enabled.

Note: The special event trigger from the CCP2 module will not set the Timer1 or Timer3 interrupt flag bits.

FIGURE 14-2: COMPARE MODE OPERATION BLOCK DIAGRAM


Note: I/O pins have diode protection to VDD and Vss.

TABLE 14-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | $\begin{gathered} \hline \hline \text { GIE/ } \\ \text { GIEH } \end{gathered}$ | PEIE/ GIEL | TMROIE | INTOIE | RBIE | TMR0IF | INTOIF | RBIF | 0000 000x | 0000 000u |
| PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 0000 | -000 0000 |
| PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 0000 | -000 0000 |
| IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 0000 | -000 0000 |
| TRISC | PORTC Data Direction Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| TMR1L | Holding register for the Least Significant Byte of the 16-bit TMR1 Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| TMR1H | Holding register for the Most Significant Byte of the 16-bit TMR1 Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| T1CON | RD16 | - | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | 0-00 0000 | u-uu uuuu |
| CCPR1L | Capture/Compare/PWM Register1 (LSB) |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| CCPR1H | Capture/Compare/PWM Register1 (MSB) |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| CCP1CON | - | - | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | --00 0000 | --00 0000 |
| CCPR2L | Capture/Compare/PWM Register2 (LSB) |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| CCPR2H | Capture/Compare/PWM Register2 (MSB) |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| CCP2CON | - | - | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | --00 0000 | --00 0000 |
| PIR2 | - | - | - | - | BCLIF | LVDIF | TMR3IF | CCP2IF | ---- 0000 | ---- 0000 |
| PIE2 | - | - | - | - | BCLIE | LVDIE | TMR3IE | CCP2IE | ---- 0000 | ---- 0000 |
| IPR2 | - | - | - | - | BCLIP | LVDIP | TMR3IP | CCP2IP | -- 0000 | 0000 |
| TMR3L | Holding register for the Least Significant Byte of the 16-bit TMR3 register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| TMR3H | Holding register for the Most Significant Byte of the 16-bit TMR3 register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 00000000 | uuuu uuuu |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented, read as ' 0 '. Shaded cells are not used by Capture and Timer1.

### 14.5 PWM Mode

In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.
Figure 14-3 shows a simplified block diagram of the CCP module in PWM mode.
For a step-by-step procedure on how to setup the CCP module for PWM operation, see Section 14.5.3.

FIGURE 14-3: SIMPLIFIED PWM BLOCK DIAGRAM


Note 1: 8-bit timer is concatenated with 2-bit internal $Q$ clock, or 2 bits of the prescaler, to create 10-bit time-base.

A PWM output (Figure 14-4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 14-4: PWM OUTPUT


### 14.5.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated by the formula:

$$
\begin{aligned}
\mathrm{PWM} \text { period }= & {[(\mathrm{PR} 2)+1] \bullet 4 \bullet \mathrm{TosC} \bullet } \\
& (\mathrm{TMR} 2 \text { prescale value })
\end{aligned}
$$

where PWM frequency is defined as 1 / [PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle $=0 \%$, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H
Note: The Timer2 postscaler (see Section 12.1) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.


### 14.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON $<5: 4>$ bits. Up to 10 -bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10 -bit value is represented by CCPR1L:CCP1CON $<5: 4>$. The following equation is used to calculate the PWM duty cycle in time:

$$
\begin{aligned}
\text { PWM duty cycle }= & (\mathrm{CCPR} 1 \mathrm{~L}: \mathrm{CCP} 1 \mathrm{CON}<5: 4>) \bullet \\
& \operatorname{TosC} \bullet(\mathrm{TMR2} \text { prescale value })
\end{aligned}
$$

CCPR1L and CCP1CON < $5: 4>$ can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.
The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.
When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.
The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

$$
\text { PWM Resolution (max) }=\frac{\log \left(\frac{\text { FOSC }}{\text { FPWM }}\right)}{\log (2)} \text { bits }
$$

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

### 14.5.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

1. Set the PWM period by writing to the PR2 register.
2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON $<5: 4>$ bits.
3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
5. Configure the CCP1 module for PWM operation.

TABLE 14-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 25 MHz

| PWM Frequency | $\mathbf{1 . 5 3} \mathbf{~ k H z}$ | $\mathbf{6 . 1 0} \mathbf{~ k H z}$ | $\mathbf{2 4 . 4 1} \mathbf{~ k H z}$ | $\mathbf{9 7 . 6 6 k H z}$ | $\mathbf{1 9 5 . 3 1} \mathbf{~ k H z}$ | $\mathbf{2 6 0 . 4 2} \mathbf{~ k H z}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | $0 F F h$ | FFh | FFh | $3 F h$ | 1 Fh | 17 h |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 6.6 |

## TABLE 14-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | $\begin{aligned} & \hline \hline \text { GIE/ } \\ & \text { GIEH } \end{aligned}$ | PEIE/ GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF | 0000 000x | 0000 000u |
| PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 0000 | -000 0000 |
| PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 0000 | -000 0000 |
| IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 0000 | -000 0000 |
| TRISC | PORTC Data Direction Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| TMR2 | Timer2 Module's Register |  |  |  |  |  |  |  | 00000000 | 00000000 |
| PR2 | Timer2 Module's Period Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| T2CON | - | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | -000 0000 |
| CCPR1L | Capture/Compare/PWM Register1 (LSB) |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| CCPR1H | Capture/Compare/PWM Register1 (MSB) |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| CCP1CON | - | - | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | --00 0000 | --00 0000 |
| CCPR2L | Capture/Compare/PWM Register2 (LSB) |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| CCPR2H | Capture/Compare/PWM Register2 (MSB) |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| CCP2CON | - | - | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | --00 0000 | --00 0000 |
| PIR2 | - | - | - | - | BCLIF | LVDIF | TMR3IF | CCP2IF | ---- 0000 | ---- 0000 |
| PIE2 | - | - | - | - | BCLIE | LVDIE | TMR3IE | CCP2IE | ---- 0000 | ---- 0000 |
| IPR2 | - | - | - | - | BCLIP | LVDIP | TMR3IP | CCP2IP | ---- 0000 | ---- 0000 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

## PIC18C601/801

NOTES:

### 15.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

### 15.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface ${ }^{T M}$ (SPI)
- Inter-Integrated Circuit ${ }^{T M}\left(I^{2} \mathrm{C}\right)$
- Full Master mode
- Slave mode (with general address call)

The $I^{2} C$ interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode


## PIC18C601/801

### 15.2 Control Registers

The MSSP module has three associated registers. These include a status register and two control registers.

Register 15-1 shows the MSSP Status Register (SSPSTAT), Register $15-2$ shows the MSSP Control Register 1 (SSPCON1), and Register 15-3 shows the MSSP Control Register 2 (SSPCON2).

## REGISTER 15-1: SSPSTAT REGISTER

| R/W-0 | R/W-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMP | CKE | D/ $\bar{A}$ | P | S | R/W | UA | BF |

bit 7 SMP: Sample bit
SPI Master mode:
1 = Input data sampled at end of data output time
$0=$ Input data sampled at middle of data output time
SPI Slave mode:
SMP must be cleared when SPI is used in Slave mode
$\left.\ln \right|^{2} \mathrm{C}$ Master or Slave mode:
$1=$ Slew rate control disabled for standard speed mode ( 100 kHz and 1 MHz )
$0=$ Slew rate control enabled for high speed mode ( 400 kHz )
bit $6 \quad$ CKE: SPI Clock Edge Select
CKP = 0 :
1 = Data transmitted on rising edge of SCK
$0=$ Data transmitted on falling edge of SCK
CKP = 1:
1 = Data transmitted on falling edge of SCK
$0=$ Data transmitted on rising edge of SCK
bit $5 \quad \mathbf{D} / \overline{\mathbf{A}}$ : Data/Address bit ( ${ }^{2} \mathrm{C}$ mode only)
1 = Indicates that the last byte received or transmitted was data
$0=$ Indicates that the last byte received or transmitted was address
bit $4 \quad$ P: STOP bit
( ${ }^{2} \mathrm{C}$ mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)
1 = Indicates that a STOP bit has been detected last (this bit is ' 0 ' on RESET)
$0=$ STOP bit was not detected last
bit 3 S: START bit
( ${ }^{2} \mathrm{C}$ mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)
1 = Indicates that a START bit has been detected last (this bit is ' 0 ' on RESET)
$0=$ START bit was not detected last
bit $2 \quad \mathbf{R} / \overline{\mathbf{W}}$ : Read/Write bit Information ( $1^{2} \mathrm{C}$ mode only)
This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next START bit, STOP bit, or not $\overline{\text { ACK }}$ bit.
In $I^{2} \mathrm{C}$ Slave mode:
1 = Read
$0=$ Write
In $I^{2} \mathrm{C}$ Master mode:
1 = Transmit is in progress
$0=$ Transmit is not in progress.
OR-ing this bit with SEN, RSEN, PEN, RCEN, or ACKEN will indicate if the MSSP is in IDLE mode.
bit 1 UA: Update Address (10-bit I ${ }^{2} \mathrm{C}$ mode only)
1 = Indicates that the user needs to update the address in the SSPADD register
$0=$ Address does not need to be updated
bit $0 \quad$ BF: Buffer Full Status bit
Receive (SPI and $\mathrm{I}^{2} \mathrm{C}$ modes):
1 = Receive complete, SSPBUF is full
$0=$ Receive not complete, SSPBUF is empty
Transmit ( ${ }^{2} \mathrm{C}$ mode only):
1 = Data transmit in progress (does not include the $\overline{\text { ACK }}$ and STOP bits), SSPBUF is full
$0=$ Data transmit complete (does not include the $\overline{A C K}$ and STOP bits), SSPBUF is empty

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' = Bit is cleared $\quad x=$ Bit is unknown |

REGISTER 15-2: SSPCON1 REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |

bit $7 \quad$ WCOL: Write Collision Detect bit
Master mode:
$1=\mathrm{A}$ write to the SSPBUF register was attempted while the $\mathrm{I}^{2} \mathrm{C}$ conditions were not valid for a transmission to be started
$0=$ No collision
Slave mode:
$1=$ The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
$0=$ No collision
bit 6 SSPOV: Receive Overflow Indicator bit
In SPI mode:
1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. (Must be cleared in software.)
$0=$ No overflow
In $I^{2} C$ mode:
1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a
"don't care" in Transmit mode. (Must be cleared in software.)
$0=$ No overflow
bit 5 SSPEN: Synchronous Serial Port Enable bit
In both modes, when enabled, these pins must be properly configured as input or output.
In SPI mode:
1 = Enables serial port and configures SCK, SDO, SDI, and $\overline{\text { SS }}$ as the source of the serial port pins $0=$ Disables serial port and configures these pins as I/O port pins
In $I^{2} C$ mode:
1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins $0=$ Disables serial port and configures these pins as I/O port pins
bit 4 CKP: Clock Polarity Select bit
In SPI mode:
$1=$ Idle state for clock is a high level
$0=$ Idle state for clock is a low level
In ${ }^{2} \mathrm{C}$ Slave mode:
SCK release control
1 = Enable clock
$0=$ Holds clock low (clock stretch). (Used to ensure data setup time.)
In $I^{2} \mathrm{C}$ Master mode:
Unused in this mode
bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits
$0000=$ SPI Master mode, clock $=$ FOSC $/ 4$
0001 = SPI Master mode, clock = Fosc/16
$0010=$ SPI Master mode, clock $=$ Fosc/64
0011 = SPI Master mode, clock $=$ TMR2 output $/ 2$
$0100=$ SPI Slave mode, clock $=$ SCK pin. SS pin control enabled.
0101 = SPI Slave mode, clock $=$ SCK pin. SS pin control disabled. $\overline{\text { SS }}$ can be used as I/O pin.
$0110=1^{2} \mathrm{C}$ Slave mode, 7 -bit address
$0111=I^{2} \mathrm{C}$ Slave mode, 10 -bit address
$1000=1^{2} \mathrm{C}$ Master mode, clock $=$ Fosc $/(4 *(S S P A D D+1))$
$1001=$ Reserved
$1010=$ Reserved
$1011=I^{2} \mathrm{C}$ firmware controlled Master mode (Slave idle)
$1100=$ Reserved
1101 = Reserved
$1110=1^{2} \mathrm{C}$ Slave mode, 7 -bit address with START and STOP bit interrupts enabled
$1111=1^{2} \mathrm{C}$ Slave mode, 10 -bit address with START and STOP bit interrupts enabled

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

## PIC18C601/801

## REGISTER 15-3: SSPCON2 REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN |

bit 7 GCEN: General Call Enable bit (In $I^{2} C$ Slave mode only)
1 = Enable interrupt when a general call address (0000h) is received in the SSPSR
$0=$ General call address disabled
bit 6 ACKSTAT: Acknowledge Status bit (In I ${ }^{2} \mathrm{C}$ Master mode only)
In Master Transmit mode:
1 = Acknowledge was not received from slave
$0=$ Acknowledge was received from slave
bit 5 ACKDT: Acknowledge Data bit (In I ${ }^{2} \mathrm{C}$ Master mode only)
In Master Receive mode:
Value transmitted when the user initiates an Acknowledge sequence at the end of a receive
1 = Not Acknowledge
0 = Acknowledge
bit 4 ACKEN: Acknowledge Sequence Enable bit (In I ${ }^{2} \mathrm{C}$ Master mode only) In Master Receive mode:
1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit.
Automatically cleared by hardware.
0 = Acknowledge sequence idle
bit 3 RCEN: Receive Enable bit (In $I^{2} \mathrm{C}$ Master mode only)
1 = Enables Receive mode for ${ }^{2} \mathrm{C}$
0 = Receive idle
bit 2 PEN: STOP Condition Enable bit (In $I^{2} \mathrm{C}$ Master mode only)
SCK release control
1 = Initiate STOP condition on SDA and SCL pins. Automatically cleared by hardware.
$0=$ STOP condition idle
bit 1 RSEN: Repeated START Condition Enabled bit (In ${ }^{2} \mathrm{C}$ Master mode only)
1 = Initiate Repeated START condition on SDA and SCL pins. Automatically cleared by hardware.
$0=$ Repeated START condition idle
bit $0 \quad$ SEN: START Condition Enabled bit (In I ${ }^{2} \mathrm{C}$ Master mode only)
1 = Initiate START condition on SDA and SCL pins. Automatically cleared by hardware.
$0=$ START condition idle

Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the $\mathrm{I}^{2} \mathrm{C}$ module is not in the IDLE mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

```
Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
```


### 15.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received, simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) - RC5/SDO
- Serial Data In (SDI) - RC4/SDI/SDA
- Serial Clock (SCK) - RC3/SCK/SCL/LVOIN

Additionally, a fourth pin may be used when in any Slave mode of operation:

- Slave Select $(\overline{\mathrm{SS}})$ - RA5/SS/AN4


### 15.3.1 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits SSPCON1<5:0> and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock polarity (Idle state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock rate (Master mode only)
- Slave Select mode (Slave mode only)

Figure 15-1 shows the block diagram of the MSSP module, when in SPI mode.

FIGURE 15-1: MSSP BLOCK DIAGRAM (SPI MODE)


Note: I/O pins have diode protection to VDD and Vss.

## PIC18C601/801

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit, BF (SSPSTAT register), and the interrupt flag bit, SSPIF (PIR registers), are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON1 register), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.
When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The buffer full (BF) bit (SSPSTAT register) indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 15-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT register) indicates the various status conditions.

### 15.3.2 ENABLING SPI I/O

To enable the serial port, SSP enable bit, SSPEN (SSPCON1 register), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers, and then set the SSPEN bit. This configures the SDI, SDO, SCK, and $\overline{\text { SS }}$ pins as serial port pins. For the pins to behave as the serial port function, corresponding pins must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC $<3>$ bit set
- RA5 must be configured as digital I/O using ADCON1 register
- $\overline{\mathrm{SS}}$ must have TRISA<5> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

## EXAMPLE 15-1: LOADING THE SSPBUF (SSPSR) REGISTER

| LOOP BTFSS SSPSTAT, BF | ; Has data been received (transmit complete)? |
| :--- | :--- | :--- |
| BRA LOOP | ;No |
| MOVF SSPBUF, W | ;WREG reg = contents of SSPBUF |
| MOVWF RXDATA | ;Save in user RAM, if data is meaningful |
| MOVF TXDATA, W | ;W reg $=$ contents of TXDATA |
| MOVWF SSPBUF | ;New data to xmit |

### 15.3.3 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave is to broadcast data by the software protocol.
In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON1 register). This, then, would give waveforms for SPI communication as shown in Figure 15-2, Figure 15-4, and Figure 15-5, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or $4 \cdot$ Tcy)
- Fosc/64 (or 16 • TcY)
- Timer2 output/2

This allows a maximum data rate (at 25 MHz ) of 6.25 Mbps.
Figure 15-2 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.

FIGURE 15-2: SPI MODE WAVEFORM (MASTER MODE)


## PIC18C601/801

### 15.3.4 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.
While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times, as specified in the electrical specifications.
While in SLEEP mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from SLEEP.

### 15.3.5 SLAVE SELECT SYNCHRONIZATION

The $\overline{\mathrm{SS}}$ pin allows a Synchronous Slave mode. The SPI must be in Slave mode with $\overline{\mathrm{SS}}$ pin control enabled (SSPCON $1<3: 0>=04 \mathrm{~h}$ ). The pin must not be driven low for the $\overline{S S}$ pin to function as an input. The data latch must be high. When the $\overline{\mathrm{SS}}$ pin is low, transmission and reception are enabled and the SDO pin is driven. When the $\overline{\mathrm{SS}}$ pin goes high,
the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.

Note 1: When the SPI is in Slave mode with $\overline{\mathrm{SS}}$ pin control enabled, (SSPCON<3:0> $=$ 0100), the SPI module will reset if the $\overline{\mathrm{SS}}$ pin is set to VDD.
2: If the SPI is used in Slave mode with CKE set, then the $\overline{\mathrm{SS}}$ pin control must be enabled.
When the SPI module resets, the bit counter is forced to 0 . This can be done by either forcing the $\overline{\mathrm{SS}}$ pin to a high level, or clearing the SSPEN bit.
To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function), since it cannot create a bus conflict.

FIGURE 15-3: SLAVE SYNCHRONIZATION WAVEFORM


FIGURE 15-4: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)


FIGURE 15-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)


## PIC18C601/801

### 15.3.6 SLEEP OPERATION

In Master mode, all module clocks are halted, and the transmission/reception will remain in that state until the device wakes from SLEEP. After the device returns to normal mode, the module will continue to transmit/ receive data.
In Slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in SLEEP mode, and data to be shifted into the SPI transmit/receive shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and, if enabled, will wake the device from SLEEP.

### 15.3.7 EFFECTS OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

### 15.3.8 BUS MODE COMPATIBILITY

Table 15-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

TABLE 15-1: SPI BUS MODES

| Standard SPI Mode <br> Terminology | Control Bits State |  |
| :---: | :---: | :---: |
|  | CKP | CKE |
| 0,0 | 0 | 1 |
| 0,1 | 0 | 0 |
| 1,0 | 1 | 1 |
| 1,1 | 1 | 0 |

There is also a SMP bit that controls when the data will be sampled.

TABLE 15-2: REGISTERS ASSOCIATED WITH SPI OPERATION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | GIE/ <br> GIEH | PEIE/ GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF | 0000 000x | 0000 000u |
| PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 0000 | -000 0000 |
| PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 0000 | -000 0000 |
| IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 0000 | -000 0000 |
| TRISC | PORTC Data Direction Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| SSPBUF | Synchronous Serial Port Receive Buffer/Transmit Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| SSPCON | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 00000000 | 00000000 |
| TRISA | - | PORTA Data Direction Register |  |  |  |  |  |  | --11 1111 | --11 1111 |
| SSPSTAT | SMP | CKE | D/ $\bar{A}$ | P | S | $\mathrm{R} / \overline{\mathrm{W}}$ | UA | BF | 00000000 | 00000000 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented, read as ' 0 '. Shaded cells are not used by the MSSP in SPI mode.

### 15.4 MSSP I ${ }^{2} \mathrm{C}$ Operation

The MSSP module in $I^{2} \mathrm{C}$ mode, fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (Multi-Master mode). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.
Two pins are used for data transfer. These are the RC3/ SCK/SCL pin, which is the clock (SCL), and the RC4/ SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.
The MSSP module functions are enabled by setting MSSP Enable bit SSPEN (SSPCON1 register).
The MSSP module has these six registers for $I^{2} \mathrm{C}$ operation:

- MSSP Control Register1 (SSPCON1)
- MSSP Control Register2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) - Not directly accessible
- MSSP Address Register (SSPADD)

FIGURE 15-6: MSSP BLOCK DIAGRAM ( ${ }^{2} \mathrm{C}$ MODE)


Note: I/O pins have diode protection to VDD and Vss.

The SSPCON1 register allows control of the $I^{2} \mathrm{C}$ operation. The SSPM3:SSPM0 mode selection bits (SSPCON1 register) allow one of the following $I^{2} C$ modes to be selected:

- $\mathrm{I}^{2} \mathrm{C}$ Master mode, clock $=\mathrm{OSC} /\left(4^{*}(\right.$ SSPADD +1$\left.)\right)$
- $I^{2} C$ Slave mode (7-bit address)
- $I^{2} \mathrm{C}$ Slave mode (10-bit address)
- $I^{2} \mathrm{C}$ Slave mode (7-bit address), with START and STOP bit interrupts enabled
- $\mathrm{I}^{2} \mathrm{C}$ Slave mode (10-bit address), with START and STOP bit interrupts enabled
- $\mathrm{I}^{2} \mathrm{C}$ firmware controlled master operation, slave is idle
Selection of any $\mathrm{I}^{2} \mathrm{C}$ mode with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.


### 15.4.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).
When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the acknowledge ( $\overline{\mathrm{ACK}}$ ) pulse and load the SSPBUF register with the received value currently in the SSPSR register.
If either or both of the following conditions are true, the MSSP module will not give this ACK pulse:
a) The buffer full bit BF (SSPCON1 register) was set before the transfer was received.
b) The overflow bit SSPOV (SSPCON1 register) was set before the transfer was received.
In this event, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR registers) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.
The SCL clock input must have a minimum high and low for proper operation. The high and low times of the ${ }^{2} \mathrm{C}$ specification, as well as the requirement of the MSSP module, is shown in timing parameter \#100 and parameter \#101.

### 15.4.1.1 Addressing

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR $<7: 1>$ is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:
a) The SSPSR register value is loaded into the SSPBUF register.
b) The buffer full bit BF is set.
c) An $\overline{\mathrm{ACK}}$ pulse is generated.
d) MSSP interrupt flag bit SSPIF (PIR registers) is set on the falling edge of the ninth SCL pulse (interrupt is generated, if enabled).
In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSb) of the first address byte, specify if this is a 10-bit address. The R/W bit (SSPSTAT register) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSb's of the address.

The sequence of events for 10-bit addressing is as follows, with steps 7-9 for slave-transmitter:

1. Receive first (high) byte of address (the SSPIF, BF and UA bits (SSPSTAT register) are set).
2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
4. Receive second (low) byte of address (bits SSPIF, BF, and UA are set).
5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
7. Receive repeated START condition.
8. Receive first (high) byte of address (bits SSPIF and BF are set).
9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

### 15.4.1.2 Reception

When the $R / \bar{W}$ bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.
When the address byte overflow condition exists, then no acknowledge ( $\overline{\mathrm{ACK}}$ ) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT register) is set or bit SSPOV (SSPCON1 register) is set.
An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR registers) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

### 15.4.1.3 Transmission

When the $\mathrm{R} / \overline{\mathrm{W}}$ bit of the incoming address byte is set and an address match occurs, the $R / \bar{W}$ bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The $\overline{\text { ACK }}$ pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON1 register). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 15-8).
An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.
As a slave-transmitter, the $\overline{\mathrm{ACK}}$ pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not $\overline{\mathrm{ACK}}$ ), then the data transfer is complete. When the $\overline{\mathrm{ACK}}$ is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the START bit. If the SDA line was low ( $\overline{\mathrm{ACK}}$ ), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Pin RC3/SCK/SCL should be enabled by setting bit CKP.

FIGURE 15-7: $\quad I^{2} C$ SLAVE MODE WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)


FIGURE 15-8: $\quad 1^{2} \mathrm{C}$ SLAVE MODE WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)


## PIC18C601/801

### 15.4.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the $\mathrm{I}^{2} \mathrm{C}$ bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.
The general call address is one of eight addresses reserved for specific purposes by the $I^{2} \mathrm{C}$ protocol. It consists of all 0 's with $\mathrm{R} / \overline{\mathrm{W}}=0$.
The general call address is recognized (enabled) when the General Call Enable (GCEN) bit is set (SSPCON2 register). Following a START bit detect, eight bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF bit is set (eighth bit), and on the falling edge of the ninth bit ( $\overline{\mathrm{ACK}}$ bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.
In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT register). If the general call address is sampled when the GCEN bit is set and while the slave is configured in 10-bit address mode, then the second half of the address is not necessary. The UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 15-9).

FIGURE 15-9: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT ADDRESS)


### 15.4.3 MASTER MODE

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP ( P ) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the $I^{2} \mathrm{C}$ bus may be taken when the $P$ bit is set, or the bus is idle, with both the $S$ and $P$ bits clear.

In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.
The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received
- Acknowledge Transmit
- Repeated START condition


### 15.4.4 $\quad I^{2} \mathrm{C}$ MASTER MODE SUPPORT

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. Once Master mode is enabled, the user has the following six options:

1. Assert a START condition on SDA and SCL.
2. Assert a Repeated START condition on SDA and SCL.
3. Write to the SSPBUF register initiating transmission of data/address.
4. Generate a STOP condition on SDA and SCL.
5. Configure the $\mathrm{I}^{2} \mathrm{C}$ port to receive data.
6. Generate an Acknowledge condition at the end of a received byte of data.

Note: The MSSP module, when configured in $\mathrm{I}^{2} \mathrm{C}$ Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a START condition and immediately write the SSPBUF register to imitate transmission, before the START condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

FIGURE 15-10: MSSP BLOCK DIAGRAM ( ${ }^{2} \mathrm{C}$ MASTER MODE)


Note: I/O pins have diode protection to VdD and Vss.

## PIC18C601/801

### 15.4.4.1 $\quad I^{2} C$ Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated START condition. Since the Repeated START condition is also the beginning of the next serial transfer, the $1^{2} \mathrm{C}$ bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device ( 7 bits) and the Read/Write $(\mathrm{R} / \overline{\mathrm{W}})$ bit. In this case, the R/W bit will be logic ' 0 '. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.
In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the $R / \bar{W}$ bit. In this case, the $R / \bar{W}$ bit will be logic ' 1 '. Thus, the first byte transmitted is a 7 -bit slave address followed by a ' 1 ' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.
The baud rate generator used for the SPI mode operation is now used to set the SCL clock frequency for either $100 \mathrm{kHz}, 400 \mathrm{kHz}$, or $1 \mathrm{MHz} \mathrm{I}^{2} \mathrm{C}$ operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSPBUF. Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

A typical transmit sequence would go as follows:
a) The user generates a START condition by setting the START enable (SEN) bit (SSPCON2 register).
b) SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
c) The user loads the SSPBUF with the address to transmit.
d) Address is shifted out the SDA pin until all eight bits are transmitted.
e) The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit (SSPCON2 register).
f) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
g) The user loads the SSPBUF with eight bits of data.
h) Data is shifted out the SDA pin until all eight bits are transmitted.
i) The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit (SSPCON2 register).
j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
k) The user generates a STOP condition by setting the STOP enable bit PEN (SSPCON2 register).
I) Interrupt is generated once the STOP condition is complete.

### 15.4.5 BAUD RATE GENERATOR

In $I^{2} \mathrm{C}$ Master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 15-11). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In $\mathrm{I}^{2} \mathrm{C}$ Master mode, the BRG is reloaded automatically. If clock arbitration is taking place, for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 15-12).

FIGURE 15-11: BAUD RATE GENERATOR BLOCK DIAGRAM


FIGURE 15-12: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION
SDA

| BRG |
| :--- |
| value |
| reload |

### 15.4.6 $\quad \mathrm{I}^{2} \mathrm{C}$ MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the START Condition Enable (SEN) bit (SSPCON2 register). If the SDA and SCL pins are sampled high, the baud rate generator is re-loaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high, is the START condition, and causes the S bit (SSPSTAT register) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2 register) will be automatically cleared by hardware, the baud rate generator is suspended leaving the SDA line held low and the START condition is complete.

Note: If at the beginning of the START condition, the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag BCLIF is set, the START condition is aborted, and the $\mathrm{I}^{2} \mathrm{C}$ module is reset into its IDLE state.

### 15.4.6.1 WCOL Status Flag

If the user writes the SSPBUF when a START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.

FIGURE 15-13: FIRST START BIT TIMING


## PIC18C601/801

### 15.4.7 $\quad{ }^{2} \mathrm{C}$ MASTER MODE REPEATED START CONDITION TIMING

A Repeated START condition occurs when the RSEN bit (SSPCON2 register) is programmed high and the $I^{2} \mathrm{C}$ logic module is in the IDLE state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one baud rate generator count (TBRG). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high, the baud rate generator is re-loaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one Tbrg. This action is then followed by assertion of the SDA pin (SDA $=0$ ) for one TbRG while SCL is high. Following this, the RSEN bit (SSPCON2 register) will be automatically cleared and the baud rate generator will not be reloaded, leaving the SDA pin held low. As soon as a START condition is detected on the SDA and SCL pins, the S bit (SSPSTAT register) will be set. The SSPIF bit will not be set until the baud rate generator has timed out.

Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.

2: A bus collision during the Repeated START condition occurs, if:

- SDA is sampled low when SCL goes from low to high.
- SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".

Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

### 15.4.7.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated START condition is complete.

FIGURE 15-14: REPEATED START CONDITION WAVEFORM


### 15.4.8 $\quad I^{2} \mathrm{C}$ MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address, is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full bit, BF, and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one baud rate generator rollover count (TbRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCL pin is released high, it is held that way for Tbrg. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF bit is cleared and the master releases SDA, allowing the slave device being addressed to respond with an $\overline{\mathrm{ACK}}$ bit during the ninth bit time, if an address match occurs, or if data was received properly. The status of $\overline{\mathrm{ACK}}$ is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared; if not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 15-15).
After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL, until all seven address bits and the $R / \bar{W}$ bit, are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2 register). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF bit is cleared and the baud rate generator is turned off, until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

### 15.4.8.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT register) is set when the CPU writes to SSPBUF, and is cleared when all eight bits are shifted out.

### 15.4.8.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).
WCOL must be cleared in software.

### 15.4.8.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2 register) is cleared when the slave has sent an Acknowledge ( $\overline{\mathrm{ACK}}=0$ ), and is set when the slave does not Acknowledge ( $\overline{\mathrm{ACK}}=1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

### 15.4.9 $\quad \mathrm{I}^{2} \mathrm{C}$ MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2 register).

Note: The MSSP module must be in an IDLE state before the RCEN bit is set, or the RCEN bit will be disregarded.
The baud rate generator begins counting and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the RCEN bit is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF bit is set, the SSPIF flag bit is set and the baud rate generator is suspended from counting, holding SCL low. The MSSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception, by setting the Acknowledge Sequence Enable bit ACKEN (SSPCON2 register).

### 15.4.9.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

### 15.4.9.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when eight bits are received into the SSPSR and the BF bit is already set from a previous reception.

### 15.4.9.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 15-15: $\quad{ }^{2}$ C MASTER MODE WAVEFORM (TRANSMISSION, 7 OR 10-BIT ADDRESS)


FIGURE 15-16: $\quad I^{2} \mathrm{C}$ MASTER MODE WAVEFORM (RECEPTION, 7-BIT ADDRESS)


### 15.4.10 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence enable bit, ACKEN (SSPCON2 register). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge Data bit (ACKDT) is presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG) and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off and the MSSP module then goes into IDLE mode (Figure 15-17).

### 15.4.10.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

### 15.4.11 STOP CONDITION TIMING

A STOP bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2 register). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0 . When the baud rate generator times out, the SCL pin will be brought high, and one TBRG (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high while SCL is high, the $P$ bit (SSPSTAT register) is set. A TbRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 15-18).

### 15.4.11.1 WCOL Status Flag

If the user writes the SSPBUF when a STOP sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 15-17: ACKNOWLEDGE SEQUENCE WAVEFORM


Note: TBRG = one baud rate generator period.
FIGURE 15-18: STOP CONDITION RECEIVE OR TRANSMIT MODE


SDA asserted low before rising edge of clock
to set up STOP condition
Note: $\quad$ TBRG $=$ one baud rate generator period.

### 15.4.12 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated START/STOP condition, de-asserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count, in the event that the clock is held low by an external device (Figure 15-19).

### 15.4.13 SLEEP OPERATION

While in SLEEP mode, the $I^{2} \mathrm{C}$ module can receive addresses or data, and when an address match or complete byte transfer occurs, wake the processor from SLEEP (if the MSSP interrupt is enabled).

### 15.4.14 EFFECT OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

FIGURE 15-19: CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE


## PIC18C601/801

### 15.4.15 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP $(\mathrm{P}$ ) and START ( S ) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the $I^{2} \mathrm{C}$ bus may be taken when the $P$ bit (SSPSTAT register) is set, or the bus is idle, with both the $S$ and $P$ bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the STOP condition occurs.
In Multi-Master operation, the SDA line must be monitored for arbitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

Arbitration can be lost in the following states:

- Address transfer
- Data transfer
- A START condition
- A Repeated START condition
- An Acknowledge condition


### 15.4.16 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a ' 1 ' on SDA, by letting SDA float high and another master asserts a ' 0 '. When the SCL pin floats high, data should be stable. If the expected data on

SDA is a ' 1 ' and the data sampled on the SDA pin = ' 0 ', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag (BCLIF) and reset the $I^{2} \mathrm{C}$ port to its IDLE state. (Figure 15-20).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF bit is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine, and if the $I^{2} C$ bus is free, the user can resume communication by asserting a START condition.
If a START, Repeated START, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the $I^{2} \mathrm{C}$ bus is free, the user can resume communication by asserting a START condition.
The master will continue to monitor the SDA and SCL pins. If a STOP condition occurs, the SSPIF bit will be set.
A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.
In Multi-Master mode, the interrupt generation on the detection of START and STOP conditions allows the determination of when the bus is free. Control of the $\mathrm{I}^{2} \mathrm{C}$ bus can be taken when the $P$ bit is set in the SSPSTAT register, or the bus is idle and the $S$ and $P$ bits are cleared.

FIGURE 15-20: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE


### 15.4.16.1 Bus Collision During a START Condition

During a START condition, a bus collision occurs if:
a) SDA or SCL are sampled low at the beginning of the START condition (Figure 15-21).
b) SCL is sampled low before SDA is asserted low (Figure 15-22).
During a START condition, both the SDA and the SCL pins are monitored.
If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the START condition is aborted;
- the BCLIF flag is set, and
- the MSSP module is reset to its IDLE state (Figure 15-21).
The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0 . If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data ' 1 ' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 15-23). If, however, a ' 1 ' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0 , and during this time, if the SCL pin is sampled as ' 0 ', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition, is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated START or STOP conditions.

FIGURE 15-21: BUS COLLISION DURING START CONDITION (SDA ONLY)


## PIC18C601/801

FIGURE 15-22: BUS COLLISION DURING START CONDITION (SCL = 0)


FIGURE 15-23: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION


### 15.4.16.2 Bus Collision During a Repeated START Condition

During a Repeated START condition, a bus collision occurs if:
a) A low level is sampled on SDA when SCL goes from low level to high level.
b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data ' 1 '.
When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0 . The SCL pin is then de-asserted and when sampled high, the SDA pin is sampled.
If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data ' 0 ', see Figure 15-24). If SDA is sampled high, the BRG is
reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated START condition (Figure 15-25).
If, at the end of the BRG time-out both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated START condition is complete.

FIGURE 15-24: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)


FIGURE 15-25: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)


## PIC18C601/801

### 15.4.16.3 Bus Collision During a STOP Condition

Bus collision occurs during a STOP condition if:
a) After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0 . After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data ' 0 ' (Figure 15-26). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 15-27).

FIGURE 15-26: BUS COLLISION DURING A STOP CONDITION (CASE 1)
$\square$

FIGURE 15-27: BUS COLLISION DURING A STOP CONDITION (CASE 2)


### 16.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous - Master (half duplex)
- Synchronous - Slave (half duplex)

The SPEN (RCSTA register) and the TRISC $<7>$ bits have to be set, and the TRISC<6> bit must be cleared, in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.
Register 16-1 shows the Transmit Status and Control Register (TXSTA) and Register 16-2 shows the Receive Status and Control Register (RCSTA).

## REGISTER 16-1: TXSTA REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R-1 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CSRC | TX9 | TXEN | SYNC | - | BRGH | TRMT | TX9D |

bit 7 bit 0

bit $0 \quad$ TX9D: 9th bit of Transmit Data. Can be Address/Data bit or a parity bit.

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

## PIC18C601/801

REGISTER 16-2: RCSTA REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D |
| bit 7 |  |  |  |  |  |  |  |

bit 7 SPEN: Serial Port Enable bit
1 = Serial port enabled (Configures RX/DT and TX/CK pins as serial port pins)
0 = Serial port disabled
bit $6 \quad$ RX9: 9-bit Receive Enable bit
1 = Selects 9-bit reception
0 = Selects 8-bit reception
bit 5 SREN: Single Receive Enable bit
Asynchronous mode:
Don't care
Synchronous mode - Master:
1 = Enables single receive
$0=$ Disables single receive
This bit is cleared after reception is complete.
Synchronous mode - Slave:
Unused in this mode
bit 4 CREN: Continuous Receive Enable bit
Asynchronous mode:
1 = Enables continuous receive
0 = Disables continuous receive
Synchronous mode:
1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)
$0=$ Disables continuous receive
bit 3 ADDEN: Address Detect Enable bit
Asynchronous mode 9-bit (RX9 = 1):
1 = Enables address detection, enable interrupt and load of the receive buffer when RSR<8> is set
$0=$ Disables address detection, all bytes are received, and ninth bit can be used as parity bit
bit 2 FERR: Framing Error bit
1 = Framing error (Can be updated by reading RCREG register and receive next valid byte)
$0=$ No framing error
bit 1 OERR: Overrun Error bit
1 = Overrun error (Can be cleared by clearing bit CREN)
$0=$ No overrun error
bit $0 \quad$ RX9D: 9th bit of Received Data. Can be Address/Data bit or a parity bit.

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

### 16.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8 -bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA register) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 16-1 shows the formula for computation of the baud rate for different USART modes, which only apply in Master mode (internal clock).
Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 16-1. From this, the error in baud rate can be determined.

Example 16-1 shows the calculation of the baud rate error for the following conditions:

$$
\begin{aligned}
& \text { FOSC }=16 \mathrm{MHz} \\
& \text { Desired Baud Rate }=9600 \\
& \text { BRGH }=0 \\
& \text { SYNC }=0
\end{aligned}
$$

It may be advantageous to use the high baud rate ( $\mathrm{BRGH}=1$ ), even for slower baud clocks. This is because the $\operatorname{Fosc} /(16(X+1))$ equation can reduce the baud rate error in some cases.
Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

### 16.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the $R X$ pin.

## EXAMPLE 16-1: CALCULATING BAUD RATE ERROR

| Desired Baud Rate | $=$ | Fosc / (64 (X + 1) ) |
| :---: | :---: | :---: |
| Solving for X : |  |  |
| X | $=$ | ( (Fosc / Desired Baud Rate) / 64 ) - 1 |
| X | = | ((16000000 / 9600) / 64) - 1 |
| X | $=$ | [25.042] $=25$ |
| Calculated Baud Rate | = | $\begin{aligned} & 16000000 /(64(25+1)) \\ & 9615 \end{aligned}$ |
| Error | $=$ | (Calculated Baud Rate - Desired Baud Rate) |
|  | $=$ $=$ | Desired Baud Rate $\begin{aligned} & (9615-9600) / 9600 \\ & 0.16 \% \end{aligned}$ |

## TABLE 16-1: BAUD RATE FORMULA

| SYNC | BRGH $=\mathbf{0}($ Low Speed) | BRGH $=\mathbf{1}$ (High Speed) |
| :---: | :---: | :---: |
| 0 | (Asynchronous) Baud Rate $=\mathrm{FOSC} /(64(\mathrm{X}+1))$ | Baud Rate $=\mathrm{FOSC} /(16(\mathrm{X}+1))$ |
| 1 | (Synchronous) Baud Rate $=\mathrm{Fosc} /(4(\mathrm{X}+1))$ | NA |

Legend: $X=$ value in SPBRG (0 to 255)

TABLE 16-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on <br> POR, <br> BOR | Value on all <br> other <br> RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TXSTA | CSRC | TX9 | TXEN | SYNC | - | BRGH | TRMT | TX9D | $0000-010$ | $0000-010$ |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000000 x | 0000000 l |
| SPBRG | Baud Rate Generator Register |  |  |  |  |  |  |  | 00000000 | 00000000 |

Legend: $\mathrm{x}=$ unknown, - = unimplemented, read as ' 0 '. Shaded cells are not used by the BRG.

## PIC18C601/801

TABLE 16-3: BAUD RATES FOR SYNCHRONOUS MODE

| BAUD <br> RATE <br> (Kbps) | FOSC =25 MHz |  |  | 20 MHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| KBAUD | \% <br> ERROR | SPBRG <br> value <br> (decimal) | KBAUD | \% <br> ERROR | SPBRG <br> value <br> (decimal) |  |
| 0.3 | NA | - | - | NA | - | - |
| 1.2 | NA | - | - | NA | - | - |
| 2.4 | NA | - | - | NA | - | - |
| 9.6 | NA | - | - | NA | - | - |
| 19.2 | NA | - | - | NA | - | - |
| 76.8 | 77.16 | +0.47 | 80 | 76.92 | +0.16 | 64 |
| 96 | 96.15 | +0.16 | 64 | 96.15 | +0.16 | 51 |
| 300 | 297.62 | -0.79 | 20 | 294.12 | -1.96 | 16 |
| 500 | 480.77 | -3.85 | 12 | 500 | 0 | 9 |
| HIGH | 6250 | - | 0 | 5000 | - | 0 |
| LOW | 24.41 | - | 255 | 19.53 | - | 255 |


| BAUD RATE (Kbps) | Fosc $=16 \mathrm{MHz}$ |  |  | 10 MHz |  |  | 7.15909 MHz |  |  | 5.0688 MHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) |
| 0.3 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| 1.2 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| 2.4 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| 9.6 | NA | - | - | NA | - | - | 9.62 | +0.23 | 185 | 9.60 | 0 | 131 |
| 19.2 | 19.23 | +0.16 | 207 | 19.23 | +0.16 | 129 | 19.24 | +0.23 | 92 | 19.20 | 0 | 65 |
| 76.8 | 76.92 | +0.16 | 51 | 75.76 | -1.36 | 32 | 77.82 | +1.32 | 22 | 74.54 | -2.94 | 16 |
| 96 | 95.24 | -0.79 | 41 | 96.15 | +0.16 | 25 | 94.20 | -1.88 | 18 | 97.48 | +1.54 | 12 |
| 300 | 307.70 | +2.56 | 12 | 312.50 | +4.17 | 7 | 298.35 | -0.57 | 5 | NA | - | - |
| 500 | 500 | 0 | 7 | 500 | 0 | 4 | NA | - | - | NA | - | - |
| HIGH | 4000 | - | 0 | 2500 | - | 0 | 1789.80 | - | 0 | 1267.20 | - | 0 |
| LOW | 15.63 | - | 255 | 9.77 | - | 255 | 6.99 | - | 255 | 4.95 | - | 255 |


| BAUD RATE (Kbps) | Fosc $=4 \mathrm{MHz}$ |  |  | 3.579545 MHz |  |  | 1 MHz |  |  | 32.768 kHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | \% | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) |
| 0.3 | NA | - |  | NA | - |  | NA | - |  | 0.30 | +1.14 |  |
| 1.2 | NA | - | - | NA | - | - | 1.20 | +0.16 | 207 | 1.17 | -2.48 | 6 |
| 2.4 | NA | - | - | NA | - | - | 2.40 | +0.16 | 103 | NA | - | - |
| 9.6 | 9.62 | +0.16 | 103 | 9.62 | +0.23 | 92 | 9.62 | +0.16 | 25 | NA | - | - |
| 19.2 | 19.23 | +0.16 | 51 | 19.04 | -0.83 | 46 | 19.23 | +0.16 | 12 | NA | - | - |
| 76.8 | 76.92 | +0.16 | 12 | 74.57 | -2.90 | 11 | NA | - | - | NA | - | - |
| 96 | 1000 | +4.17 | 9 | 99.43 | +3.57 | 8 | NA | - | - | NA | - | - |
| 300 | NA | - | - | 298.30 | -0.57 | 2 | NA | - | - | NA | - | - |
| 500 | 500 | 0 | 1 | NA | - | - | NA | - | - | NA | - | - |
| HIGH | 1000 | - | 0 | 894.89 | - | 0 | 250 | - | 0 | 8.20 | - | 0 |
| LOW | 3.91 | - | 255 | 3.50 | - | 255 | 0.98 | - | 255 | 0.03 | - | 255 |

TABLE 16-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

| BAUD <br> RATE <br> (Kbps) | KBAUD | FOSC $=\mathbf{2 5} \mathbf{~ M H z}$ <br> ERROR | SPBRG <br> value <br> (decimal) | KBAUD | $\mathbf{2 0} \mathbf{~ M H z ~}$ <br> ERROR | SPBRG <br> value <br> (decimal) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0.3 | NA | - |  | NA | - |  |
| 1.2 | NA | - | - | NA | - | - |
| 2.4 | 2.40 | -0.15 | 162 | 2.40 | +0.16 | 129 |
| 9.6 | 9.53 | -0.76 | 40 | 9.47 | -1.36 | 32 |
| 19.2 | 19.53 | +1.73 | 19 | 19.53 | +1.73 | 15 |
| 76.8 | 78.13 | +1.73 | 4 | 78.13 | +1.73 | 3 |
| 96 | 97.66 | +1.73 | 3 | NA | - | - |
| 300 | NA | - | - | 312.50 | +4.17 | 0 |
| 500 | NA | - | - | NA | - | - |
| HIGH | 390.63 | - | 0 | 312.50 | - | 0 |
| LOW | 1.53 | - | 255 | 1.22 | - | 255 |


| BAUD RATE (Kbps) | Fosc $=16 \mathrm{MHz}$ |  |  | 10 MHz |  |  | 7.15909 MHz |  |  | 5.0688 MHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD |  | SPBRG value (decimal) | KBAUD | \% ERROR | SPBRG value (decimal) |
| 0.3 | NA | - |  | NA | - |  | NA | - |  | NA | - |  |
| 1.2 | 1.20 | +0.16 | 207 | 1.20 | +0.16 | 129 | 1.20 | +0.23 | 92 | 1.20 | 0 | 65 |
| 2.4 | 2.40 | +0.16 | 103 | 2.40 | +0.16 | 64 | 2.38 | -0.83 | 46 | 2.40 | 0 | 32 |
| 9.6 | 9.62 | +0.16 | 25 | 9.77 | +1.73 | 15 | 9.32 | -2.90 | 11 | 9.90 | +3.13 | 7 |
| 19.2 | 19.23 | +0.16 | 12 | 19.53 | +1.73 | 7 | 18.64 | -2.90 | 5 | 19.80 | +3.13 | 3 |
| 76.8 | NA | - | - | 78.13 | +1.73 | 1 | NA | - | - | 79.20 | +3.13 | 0 |
| 96 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| 300 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| 500 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| HIGH | 250 | - | 0 | 156.25 | - | 0 | 111.86 | - | 0 | 79.20 | - | 0 |
| LOW | 0.98 | - | 255 | 0.61 | - | 255 | 0.44 | - | 255 | 0.31 | - | 255 |


| BAUD RATE (Kbps) | Fosc $=\mathbf{4 M H z}$ |  |  | 3.579545 MHz |  |  | 1 MHz |  |  | 32.768 kHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | \% | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) |
| 0.3 | 0.30 | -0.16 |  | 0.30 | +0.23 |  | 0.30 | +0.16 |  | NA | - |  |
| 1.2 | 1.20 | +1.67 | 51 | 1.19 | -0.83 | 46 | 1.20 | +0.16 | 12 | NA | - | - |
| 2.4 | 2.40 | +1.67 | 25 | 2.43 | +1.32 | 22 | NA | - | - | NA | - | - |
| 9.6 | NA | - | - | 9.32 | -2.90 | 5 | NA | - | - | NA | - | - |
| 19.2 | NA | - | - | 18.64 | -2.90 | 2 | NA | - | - | NA | - | - |
| 76.8 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| 96 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| 300 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| 500 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| HIGH | 62.50 | - | 0 | 55.93 | - | 0 | 15.63 | - | 0 | 0.51 | - | 0 |
| LOW | 0.24 | - | 255 | 0.22 | - | 255 | 0.06 | - | 255 | 0.002 | - | 255 |

## PIC18C601/801

TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

| BAUD <br> RATE <br> (Kbps) | Fosc = 25 MHz |  |  | 20 MHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| KBAUD | ERROR <br> SPBRG <br> value <br> (decimal) | KBAUD | \%RROR <br> ER | SPBRG <br> value <br> (decimal) |  |  |
| 0.3 | NA | - |  | NA | - |  |
| 1.2 | NA | - | - | NA | - | - |
| 2.4 | NA | - | - | NA | - | - |
| 9.6 | 9.59 | -0.15 | 162 | 9.62 | +0.16 | 129 |
| 19.2 | 19.30 | +0.47 | 80 | 19.23 | +0.16 | 64 |
| 76.8 | 78.13 | +1.73 | 19 | 78.13 | +1.73 | 15 |
| 96 | 97.66 | +1.73 | 15 | 96.15 | +0.16 | 12 |
| 300 | 312.50 | +4.17 | 4 | 312.50 | +4.17 | 3 |
| 500 | 520.83 | +4.17 | 2 | NA | - | - |
| HIGH | 1562.50 | - | 0 | 1250 | - | 0 |
| LOW | 6.10 | - | 255 | 4.88 | - | 255 |


| BAUD RATE (Kbps) | Fosc $=16 \mathrm{MHz}$ |  |  | 10 MHz |  |  | 7.15909 MHz |  |  | 5.0688 MHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) |
| 0.3 | NA | - |  | NA | - |  | NA | - |  | NA | - |  |
| 1.2 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| 2.4 | NA | - | - | NA | - | - | 2.41 | +0.23 | 185 | 2.40 | 0 | 131 |
| 9.6 | 9.62 | +0.16 | 103 | 9.62 | +0.16 | 64 | 9.52 | -0.83 | 46 | 9.60 | 0 | 32 |
| 19.2 | 19.23 | +0.16 | 51 | 18.94 | -1.36 | 32 | 19.45 | +1.32 | 22 | 18.64 | -2.94 | 16 |
| 76.8 | 76.92 | +0.16 | 12 | 78.13 | +1.73 | 7 | 74.57 | -2.90 | 5 | 79.20 | +3.13 | 3 |
| 96 | 100 | +4.17 | 9 | NA | - | - | NA | - | - | NA | - | - |
| 300 | NA | - | - | 312.50 | +4.17 | 1 | NA | - | - | NA | - | - |
| 500 | 500 | 0 | 1 | NA | - | - | NA | - | - | NA | - | - |
| HIGH | 1000 | - | 0 | 625 | - | 0 | 447.44 | - | 0 | 316.80 | - | 0 |
| LOW | 3.91 | - | 255 | 2.44 | - | 255 | 1.75 | - | 255 | 1.24 | - | 255 |


| BAUD RATE (Kbps) | Fosc $=\mathbf{4 M H z}$ |  |  | 3.579545 MHz |  |  | 1 MHz |  |  | 32.768 kHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | \% | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) | KBAUD | $\begin{gathered} \text { \% } \\ \text { ERROR } \end{gathered}$ | SPBRG value (decimal) |
| 0.3 | NA | - | - | NA | - | - | 0.30 | +0.16 | 207 | 0.29 | -2.48 | 6 |
| 1.2 | 1.20 | +0.16 | 207 | 1.20 | +0.23 | 185 | 1.20 | +0.16 | 51 | NA | - | - |
| 2.4 | 2.40 | +0.16 | 103 | 2.41 | +0.23 | 92 | 2.40 | +0.16 | 25 | NA | - | - |
| 9.6 | 9.62 | +0.16 | 25 | 9.73 | +1.32 | 22 | NA | - | - | NA | - | - |
| 19.2 | 19.23 | +0.16 | 12 | 18.64 | -2.90 | 11 | NA | - | - | NA | - | - |
| 76.8 | NA | - | - | 74.57 | -2.90 | 2 | NA | - | - | NA | - | - |
| 96 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| 300 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| 500 | NA | - | - | NA | - | - | NA | - | - | NA | - | - |
| HIGH | 250 | - | 0 | 55.93 | - | 0 | 62.50 | - | 0 | 2.05 | - | 0 |
| LOW | 0.98 | - | 255 | 0.22 | - | 255 | 0.24 | - | 255 | 0.008 | - | 255 |

### 16.2 USART Asynchronous Mode

In this mode, data is transmitted in non-return-to-zero (NRZ) format. Data consists of one START bit, eight or nine data bits and one STOP bit. Data is transmitted in serial fashion with LSb first. An on-chip 8-bit baud rate generator can be programmed to generate the desired baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH bit (TXSTA register). USART does not automatically calculate the parity bit for the given data byte. If parity is to be transmitted, USART must be programmed to transmit nine bits and software must set/ clear ninth data bit as parity bit. Asynchronous mode is stopped during SLEEP.
Asynchronous mode is selected by clearing the SYNC bit (TXSTA register).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver


### 16.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 16-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The TSR register obtains its data from the Read/Write Transmit Buffer register (TXREG). The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available).

Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and flag bit TXIF (PIR registers) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE registers). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA register) shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1: The TSR register is not mapped in data memory, so it is not available to the user.
2: Flag bit TXIF is set when enable bit TXEN is set.
Steps to follow when setting up an Asynchronous Transmission:

1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 16.1).
2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
3. If interrupts are desired, set enable bit TXIE.
4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
7. Load data to the TXREG register (starts transmission).

FIGURE 16-1: USART TRANSMIT BLOCK DIAGRAM


Note: I/O pins have diode protection to VDD and Vss.

## PIC18C601/801

FIGURE 16-2: ASYNCHRONOUS TRANSMISSION


FIGURE 16-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)


TABLE 16-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF | 0000 000x | 0000 000u |
| PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 0000 | -000 0000 |
| PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 0000 | -000 0000 |
| IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 0000 | -000 0000 |
| RCSTA | SPEN | RX9 | SREN | CREN | - | FERR | OERR | RX9D | 0000-00x | 0000-00x |
| TXREG | USART Transmit Register |  |  |  |  |  |  |  | 00000000 | 00000000 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | ADDEN | BRGH | TRMT | TX9D | 00000010 | 00000010 |
| SPBRG | Baud Rate Generator Register |  |  |  |  |  |  |  | 00000000 | 00000000 |

Legend: $\mathrm{x}=$ unknown, - = unimplemented locations read as ' 0 '.
Shaded cells are not used for Asynchronous Transmission.

### 16.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 16-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter, operating at $x 16$ times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

Steps to follow when setting up an Asynchronous Reception:

1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 16.1).
2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
3. If interrupts are desired, set enable bit RCIE.
4. If 9-bit reception is desired, set bit RX9.
5. Enable the reception by setting bit CREN.
6. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
8. Read the 8-bit received data by reading the RCREG register.
9. If any error occurred, clear the error by clearing enable bit CREN.

### 16.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. Steps to follow when setting up an Asynchronous Reception with Address Detect Enable:

1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is required, set the BRGH bit.
2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
4. Set the RX9 bit to enable 9-bit reception.
5. Set the ADDEN bit to enable address detect.
6. Enable reception by setting the CREN bit.
7. The RCIF bit will be set when reception is complete. The interrupt will be acknowledged if the RCIE and GIE bits are set.
8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
9. Read RCREG to determine if the device is being addressed.
10. If any error occurred, clear the CREN bit.
11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

## FIGURE 16-4: USART RECEIVE BLOCK DIAGRAM



Note: I/O pins have diode protection to VDD and VsS.

## PIC18C601/801

FIGURE 16-5: ASYNCHRONOUS RECEPTION


TABLE 16-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR |  | Value on all other RESETS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF | 0000 | 000x | 0000 | 000u |
| PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 | 0000 | -000 | 0000 |
| PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 | 0000 | -000 | 0000 |
| IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 | 0000 | -000 | 0000 |
| RCSTA | SPEN | RX9 | SREN | CREN | - | FERR | OERR | RX9D | 0000 | -00x | 0000 | -00x |
| RCREG | USART Receive Register |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | ADDEN | BRGH | TRMT | TX9D | 0000 | 0010 | 0000 | 0010 |
| SPBRG | Baud Rate Generator Register |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |

Legend: $\mathrm{x}=$ unknown, $-=$ unimplemented locations read as ' 0 '. Shaded cells are not used for Asynchronous Reception.

### 16.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA register). In addition, enable bit SPEN (RCSTA register) is set, in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA register).

### 16.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 16-1. The heart of the transmitter is the Transmit (serial) Shift register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register (TXREG). The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG is empty and interrupt
bit TXIF (PIR registers) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE registers). Flag bit TXIF will be set, regardless of the state of enable bit TXIE, and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA register) shows the status of the TSR register. TRMT is a read only bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.
Steps to follow when setting up a Synchronous Master Transmission:

1. Initialize the SPBRG register for the appropriate baud rate (Section 16.1).
2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
3. If interrupts are desired, set enable bit TXIE.
4. If 9-bit transmission is desired, set bit TX9.
5. Enable the transmission by setting bit TXEN.
6. If 9 -bit transmission is selected, the ninth bit should be loaded in bit TX9D.
7. Start transmission by loading data to the TXREG register.

TABLE 16-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { Value } \\ \text { POF } \\ \text { BOI } \end{gathered}$ | e on IR, OR | Value oth RES | on all er ETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF | 0000 | 000x | 0000 | 000u |
| PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 | 0000 | -000 | 0000 |
| PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 | 0000 | -000 | 0000 |
| IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 | 0000 | -000 | 0000 |
| RCSTA | SPEN | RX9 | SREN | CREN | - | FERR | OERR | RX9D | 0000 | -00x | 0000 | -00x |
| TXREG | USART Transmit Register |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | ADDEN | BRGH | TRMT | TX9D | 0000 | 0010 | 0000 | 0010 |
| SPBRG | Baud Rate Generator Register |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |

Legend: $\mathrm{x}=$ unknown, $-=$ unimplemented, read as ' 0 '. Shaded cells are not used for Synchronous Master Transmission.

## PIC18C601/801

FIGURE 16-6: SYNCHRONOUS TRANSMISSION


Note: Sync Master mode; SPBRG = '0'; continuous transmission of two 8-bit words.

FIGURE 16-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)


### 16.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous Master mode is selected, reception is enabled by setting either enable bit SREN (RCSTA register), or enable bit CREN (RCSTA register). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.
When setting up a Synchronous Master reception, follow these steps:

1. Initialize the SPBRG register for the appropriate baud rate (Section 16.1).
2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
3. Ensure bits CREN and SREN are clear.
4. If interrupts are desired, set enable bit RCIE.
5. If 9-bit reception is desired, set bit RX9.
6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
7. Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if the enable bit RCIE was set.
8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
9. Read the 8-bit received data by reading the RCREG register.
10. If any error occurred, clear the error by clearing bit CREN.

TABLE 16-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Valu PO BO | on R, OR | $\begin{aligned} & \text { Value } \\ & \text { ot } \\ & \text { RES } \end{aligned}$ | on all her ETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF | 0000 | 000x | 0000 | 000u |
| PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 | 0000 | -000 | 0000 |
| PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 | 0000 | -000 | 0000 |
| IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 | 0000 | -000 | 0000 |
| RCSTA | SPEN | RX9 | SREN | CREN | - | FERR | OERR | RX9D | 0000 | -00x | 0000 | -00x |
| RCREG | USART Receive Register |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | ADDEN | BRGH | TRMT | TX9D | 0000 | 0010 | 0000 | 0010 |
| SPBRG | Baud Rate Generator Register |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |

Legend: $x=$ unknown, $-=$ unimplemented, read as ' 0 '. Shaded cells are not used for Synchronous Master Reception.

FIGURE 16-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)


Note: Timing diagram demonstrates SYNC Master mode with bit SREN = ' 1 ' and bit BRGH = '0'.

### 16.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode, in that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA register).

### 16.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:
a) The first word will immediately transfer to the TSR register and transmit.
b) The second word will remain in TXREG register.
c) Flag bit TXIF will not be set.
d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will be set.
e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.
When setting up a Synchronous Slave Transmission, follow these steps:

1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
2. Clear bits CREN and SREN.
3. If interrupts are desired, set enable bit TXIE.
4. If 9-bit transmission is desired, set bit TX9.
5. Enable the transmission by setting enable bit TXEN.
6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
7. Start transmission by loading data to the TXREG register.

### 16.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode and bit SREN, which is a "don't care" in Slave mode.
If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register, and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.
When setting up a Synchronous Slave Reception, follow these steps:

1. Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
2. If interrupts are desired, set enable bit RCIE.
3. If 9 -bit reception is desired, set bit RX9.
4. To enable reception, set enable bit CREN.
5. Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
7. Read the 8 -bit received data by reading the RCREG register.
8. If any error occurred, clear the error by clearing bit CREN.

TABLE 16-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  | e on |  | on all er ETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMR0IF | INTOIF | RBIF | 0000 | 000x | 0000 | 000u |
| PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 | 0000 | -000 | 0000 |
| PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 | 0000 | -000 | 0000 |
| IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 | 0000 | -000 | 0000 |
| RCSTA | SPEN | RX9 | SREN | CREN | - | FERR | OERR | RX9D | 0000 | -00x | 0000 | -00x |
| TXREG | USART Transmit Register |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | ADDEN | BRGH | TRMT | TX9D | 0000 | 0010 | 0000 | 0010 |
| SPBRG | Baud Rate Generator Register |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |

Legend: $\mathrm{x}=$ unknown, $-=$ unimplemented, read as ' 0 '. Shaded cells are not used for Synchronous Slave Transmission.

TABLE 16-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Valu <br> PO <br> BO | on R, R | $\begin{array}{r} \text { Value } \\ \text { ot } \\ \text { RES } \end{array}$ | on all er ETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOIF | RBIF | 0000 | 000x | 0000 | 000u |
| PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 | 0000 | -000 | 0000 |
| PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 | 0000 | -000 | 0000 |
| IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 | 0000 | -000 | 0000 |
| RCSTA | SPEN | RX9 | SREN | CREN | - | FERR | OERR | RX9D | 0000 | -00x | 0000 | -00x |
| RCREG | USART Receive Register |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | ADDEN | BRGH | TRMT | TX9D | 0000 | 0010 | 0000 | 0010 |
| SPBRG | Baud Rate Generator Register |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |

Legend: $\mathrm{x}=$ unknown, $-=$ unimplemented, read as '0'. Shaded cells are not used for Synchronous Slave Reception.

## PIC18C601/801

NOTES:

### 17.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has 8 inputs for the PIC18C601 devices and 12 for the PIC18C801 devices. This module has the ADCON0, ADCON1, and ADCON2 registers.
The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number.

The A/D module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 17-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 17-2, configures the functions of the port pins. The ADCON2, shown in Register 16-3, configures the A/D clock source and justification.

## REGISTER 17-1: ADCONO REGISTER

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: | ---: |
| - | - | CHS3 | CHS2 | CHS1 | CHS0 | GO/ $\overline{\text { DONE }}$ | ADON |
| bit 7 |  |  |  |  |  |  |  |

bit 7-6 Unimplemented: Read as '0'
bit 5-2 CHS3:CHSO: Analog Channel Select bits
$0000=$ channel 00, (ANO)
0001 = channel 01, (AN1)
$0010=$ channel 02, (AN2)
$0011=$ channel 03, (AN3)
$0100=$ channel 04, (AN4)
0101 = channel 05, (AN5)
$0110=$ channel 06, (AN6)
0111 = channel 07, (AN7)
$1000=$ channel 08, (AN8) ${ }^{(1)}$
$1001=$ channel 09, (AN9) ${ }^{(1)}$
$1010=$ channel 10, (AN10) ${ }^{(1)}$
1011 = channel 11, (AN11) ${ }^{(1)}$
$1100=$ Reserved
1101 = Reserved
$1110=$ Reserved
1111 = Reserved
These channels are not available on the PIC18C601 devices.
bit 1 GO/DONE: A/D Conversion Status bit
When ADON = 1:
$1=A / D$ conversion in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion is complete.
$0=A / D$ conversion not in progress
bit $0 \quad$ ADON: A/D On bit
$1=A / D$ converter module is operating
$0=A / D$ converter module is shut-off and consumes no operating current

## Legend:

$\begin{array}{lll}R=\text { Readable bit } & W=\text { Writable bit } & U=\text { Unimplemented bit, read as '0' } \\ -n=\text { Value at POR } & ' 1 '=\text { Bit is set } & ' 0 \text { ' = Bit is cleared } \quad x=\text { Bit is unknown }\end{array}$

## PIC18C601/801

## REGISTER 17-2: ADCON1 REGISTER

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |

bit 7-6 Unimplemented: Read as '0'
bit 5-4 VCFG1:VCFG0: Voltage Reference Configuration bits

|  | A/D Vref+ | A/D VreF- |
| :---: | :---: | :---: |
| 00 | AVDD | AVSS |
| 01 | External VReF+ | AVSS |
| 10 | AVDD | External VREF- |
| 11 | External VREF+ | External VreF- |

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

|  | AN11 | AN10 | AN9 | AN8 | AN7 | AN6 | AN5 | AN4 | AN3 | AN2 | AN1 | ANO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | A | A | A | A | A | A | A | A | A | A | A | A |
| 0001 | A | A | A | A | A | A | A | A | A | A | A | A |
| 0010 | A | A | A | A | A | A | A | A | A | A | A | A |
| 0011 | A | A | A | A | A | A | A | A | A | A | A | A |
| 0100 | D | A | A | A | A | A | A | A | A | A | A | A |
| 0101 | D | D | A | A | A | A | A | A | A | A | A | A |
| 0110 | D | D | D | A | A | A | A | A | A | A | A | A |
| 0111 | D | D | D | D | A | A | A | A | A | A | A | A |
| 1000 | D | D | D | D | D | A | A | A | A | A | A | A |
| 1001 | D | D | D | D | D | D | A | A | A | A | A | A |
| 1010 | D | D | D | D | D | D | D | A | A | A | A | A |
| 1011 | D | D | D | D | D | D | D | D | A | A | A | A |
| 1100 | D | D | D | D | D | D | D | D | D | A | A | A |
| 1101 | D | D | D | D | D | D | D | D | D | D | A | A |
| 1110 | D | D | D | D | D | D | D | D | D | D | D | A |
| 1111 | D | D | D | D | D | D | D | D | D | D | D | D |

A = Analog input $\quad D=$ Digital $I / O$
Shaded cells = Additional A/D channels available on PIC18C801 devices.

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

## REGISTER 17-3: ADCON2 REGISTER

| R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADFM | - | - | - | - | ADCS2 | ADCS1 | ADCS0 |
| bit 7 |  |  |  |  |  |  |  |


| bit 7 | ADFM: A/D Result Format Select bit 1 = Right justified <br> $0=$ Left justified |
| :---: | :---: |
| bit 6-3 | Unimplemented: Read as '0' |
| bit 2-0 | ADCS2:ADCS0: A/D Conversion Clock Select bits |
|  | 000 Fosc/2 |
|  | $001=\mathrm{Fosc} / 8$ |
|  | $010=$ Fosc/32 |
|  | $011=$ FRC (clock derived from an internal RC oscillator $=1 \mathrm{MHz}$ max) |
|  | 101 = FOSC/16 |
|  | $110=$ Fosc/64 |
|  | $111=$ FRC (clock derived from an internal RC oscillator $=1 \mathrm{MHz}$ max) |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and VSS), or the voltage level on the RA3/AN3/VreF+ pin and RA2/AN2/VreF-.
The $A / D$ converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.
The output of the sample and hold is the input into the converter, which generates the result via successive approximation.
A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.

Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference), or as a digital I/O.

The ADRESH and ADRESL registers contain the result of the $A / D$ conversion. When the $A / D$ conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0 register) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 17-1.

FIGURE 17-1: A/D BLOCK DIAGRAM


Note 1: These channels are not available on the PIC18C601 devices.

The value in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 17.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed to do an A/D conversion:

1. Configure the $A / D$ module:

- Configure analog pins, voltage reference and digital I/O (ADCON1)
- Select A/D input channel (ADCONO)
- Select A/D conversion clock (ADCON2)
- Turn on A/D module (ADCONO)

2. Configure $\mathrm{A} / \mathrm{D}$ interrupt (if desired):

- Clear ADIF bit
- Set ADIE bit
- Set GIE bit

3. Wait the required acquisition time.
4. Start conversion:

- Set GO/DONE bit (ADCONO register)

5. Wait for $\mathrm{A} / \mathrm{D}$ conversion to complete, by either:

- Polling for the GO/ $\overline{\mathrm{DONE}}$ bit to be cleared, OR
- Waiting for the $A / D$ interrupt

6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
7. For next conversion, go to step 1 or step 2 , as required. The $A / D$ conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.

## FIGURE 17-2: ANALOG INPUT MODEL



## PIC18C601/801

### 17.1 A/D Acquisition Requirements

For the $A / D$ converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 17-2. The source impedance (Rs) and the internal sampling switch (RSs) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is $2.5 \mathbf{k} \Omega$. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

Note: When the conversion is started, the hold-
Note: When the conversion is started, the hold-
ing capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 17-1 may be used. This equation assumes that $1 / 2 \mathrm{LSb}$ error is used (1024 steps for the A/D). The $1 / 2$ LSb error is the maximum error allowed for the A/D to meet its specified resolution.
Example 17-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

| ChoLd | $=120 \mathrm{pF}$ |
| :--- | :--- |
| Rs | $=2.5 \mathrm{k} \Omega$ |
| Conversion Error | $\leq 1 / 2 \mathrm{LSb}$ |
| VDD | $=5 \mathrm{~V} \rightarrow$ Rss $=7 \mathrm{k} \Omega$ |
| Temperature | $=50^{\circ} \mathrm{C}$ (system max.) |
| VhoLD | $=0 \mathrm{~V} @$ time $=0$ |

EQUATION 17-1: ACQUISITION TIME

```
TACQ = Amplifier Settling Time +
    Holding Capacitor Charging Time +
    Temperature Coefficient
    = TAMP + TC + TCOFF
```


## EQUATION 17-2: A/D MINIMUM CHARGING TIME

```
VHOLD = (VREF - (VREF/2048)) • (1- e (-Tc/CHOLD(RIC + RSS + Rs))}
or
Tc = -(120 pF)(1 k\Omega + Rss + Rs) ln(1/2047)
```

EXAMPLE 17-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

```
TACQ = TAMP + TC + TCOFF
Temperature coefficient is only required for temperatures > 25 ' C.
TACQ =}=2\mu\textrm{s}+\textrm{TC}+[(Temp-25\mp@subsup{}{}{\circ}\textrm{C})(0.05\mu\textrm{s}/\mp@subsup{}{}{\circ}\textrm{C})
TC = -CHOLD (RIC + RSS + Rs) ln(1/2047)
    -120 pF (1 k\Omega + 7 k\Omega + 2.5 k\Omega) ln(0.0004885)
    -120 pF (10.5 k\Omega) ln(0.0004885)
    -1.26 \mus (-7.6241)
    9.61 \mus
```



```
    11.61 \mu\textrm{s}+1.25 \mu\textrm{s}
    12.86 \mus
```


### 17.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 12 TAD per 10-bit conversion. The source of the $A / D$ conversion clock is software selectable. There are seven possible options for TAD:

- 2Tosc
- 4Tosc
- 8Tosc
- 16Tosc
- 32Tosc
- 64Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of $1.6 \mu \mathrm{~s}$.
Table 17-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

### 17.3 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or Vol) will be converted.
The A/D operation is independent of the state of the CHS3:CHSO bits and the TRIS bits.

Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
2: Analog levels on any pin defined as a digital input may cause the input buffer to consume current out of the device's specification limits.

TABLE 17-1: TAD vs. DEVICE OPERATING FREQUENCIES

| AD Clock Source (TAD) |  | Maximum Device Frequency |  |
| :---: | :---: | :---: | :---: |
| Operation | ADCS2:ADCS0 | PIC18C601/801 | PIC18LC601/801(5) |
| 2Tosc | 000 | 1.25 MHz | 666 kHz |
| 4Tosc | 100 | 2.50 MHz | 1.33 MHz |
| 8Tosc | 001 | 5.00 MHz | 2.67 MHz |
| 16Tosc | 101 | 10.0 MHz | 5.33 MHz |
| 32Tosc | 010 | 20.0 MHz | 10.67 MHz |
| 64Tosc | 110 | - | - |
| RC | x11 | - | - |

Note 1: The RC source has a typical TAD time of $4 \mu \mathrm{~s}$.
2: These values violate the minimum required TAD time.
3: For faster conversion times, the selection of another clock source is recommended.
4: For device frequencies above 1 MHz , the device must be in SLEEP for the entire conversion or the A/D accuracy may be out of specification.
5: This column is for the LC devices only.

## PIC18C601/801

### 17.4 A/D Conversions

Figure 17-3 shows the operation of the A/D converter after the GO bit has been set. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.

### 17.5 Use of the CCP2 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON $<3: 0>$ ) be programmed as 1011, and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the $A / D$ module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

FIGURE 17-3: A/D CONVERSION TAd CYCLES


TABLE 17-2: SUMMARY OF A/D REGISTERS

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other RESETS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMR0IF | INTOIF | RBIF | 0000 000x | 0000 000u |
| PIR1 | - | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | -000 0000 | -000 0000 |
| PIE1 | - | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | -000 0000 | -000 0000 |
| IPR1 | - | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | -000 0000 | -000 0000 |
| PIR2 | - | - | - | - | BCLIF | LVDIF | TMR3IF | CCP2IF | -0-- 0000 | -0-- 0000 |
| PIE2 | - | - | - | - | BCLIE | LVDIE | TMR3IE | CCP2IE | ---- 0000 | ---- 0000 |
| IPR2 | - | - | - | - | BCLIP | LVDIP | TMR3IP | CCP2IP | ---- 0000 | ---- 0000 |
| ADRESH | A/D Result Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| ADRESL | A/D Result Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| ADCON0 | - | - | CHS3 | CHS3 | CHS1 | CHSO | GO/ $\overline{\text { DONE }}$ | ADON | 0000 00-0 | 0000 00-0 |
| ADCON1 | - | - | VCFG1 | VCFGO | PCFG3 | PCFG2 | PCFG1 | PCFG0 | ---- -000 | ---- -000 |
| ADCON2 | ADFM | - | - | - | - | ADCS2 | ADCS1 | ADCS0 | 0--- -000 | 0----000 |
| PORTA | - | - | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | --0x 0000 | --0u 0000 |
| TRISA | - | PORTA Data Direction Register |  |  |  |  |  |  | --11 1111 | --11 1111 |
| PORTF | RF7 | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | RF0 | x000 0000 | u000 0000 |
| LATF | LATF7 | LATF6 | LATF5 | LATF4 | LATF3 | LATF2 | LATF1 | LATF0 | xxxx xxxx | uuuu uuuu |
| TRISF | PORTF Data Direction Control Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| PORTH ${ }^{(1)}$ | RH7 | RH6 | RH5 | RH4 | RH3 | RH2 | RH1 | RH0 | 0000 xxxx | 0000 xxxx |
| LATH ${ }^{(1)}$ | LATH7 | LATH6 | LATH5 | LATH4 | LATH3 | LATH2 | LATH1 | LATH0 | xxxx xxxx | uuuu uuuu |
| TRISH ${ }^{(1)}$ | PORTH Data Direction Control Register |  |  |  |  |  |  |  | 11111111 | 11111111 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented, read as ' 0 '. Shaded cells are not used for A/D conversion.
Note 1: Only available on PIC18C801 devices.

## PIC18C601/801

NOTES:

### 18.0 LOW VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks", before the device voltage exits the valid operating range. This can be done using the Low Voltage Detect module.
This module is software programmable circuitry, where a device voltage trip point can be specified (internal reference voltage or external voltage input). When the voltage of the device becomes lower than the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source.
The Low Voltage Detect circuitry is completely under software control. This allows the circuitry to be "turned off" by the software, which minimizes the current consumption for the device.
Figure 18-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA , the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shut-down the system. Voltage point $\mathrm{V}_{B}$ is the minimum valid operating voltage specification. This occurs at time Тв. Тв - TA is the total time for shut-down.

FIGURE 18-1: TYPICAL LOW VOLTAGE DETECT APPLICATION


Figure 18-2 shows the block diagram for the LVD module. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit (PIR registers) is set.
Each node in the resister divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate, before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array (or external LVDIN input pin ) is equal to the voltage generated by the internal voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 18-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).

FIGURE 18-2: LOW VOLTAGE DETECT (LVD) BLOCK DIAGRAM


## PIC18C601/801

### 18.1 Control Register

The Low Voltage Detect Control register (Register 18-1) controls the operation of the Low Voltage Detect circuitry.

## REGISTER 18-1: LVDCON REGISTER

| U-0 | U-0 | R-0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IRVST | LVDEN | LVDL3 | LVDL2 | LVDL1 | LVDL0 |
| bit 7 |  |  |  |  |  |  |  |

bit 7-6 Unimplemented: Read as '0'
bit $5 \quad$ IRVST: Internal Reference Voltage Stable Flag bit
1 = Indicates that the Low Voltage Detect logic will generate the interrupt flag at the specified voltage range
$0=$ Indicates that the Low Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled
bit 4 LVDEN: Low Voltage Detect Power Enable bit
1 = Enables LVD, powers up LVD circuit $0=$ Disables LVD, powers down LVD circuit
bit 3-0 LVDL3:LVDL0: Low Voltage Detection Limit bits
$1111=$ External analog input is used (input comes from the LVDIN pin)
$1110=4.5 \mathrm{~V}$
$1101=4.2 \mathrm{~V}$
$1100=4.0 \mathrm{~V}$ - Reserved on PIC18C601/801
$1011=3.8 \mathrm{~V}$ - Reserved on PIC18C601/801
$1010=3.6 \mathrm{~V}$ - Reserved on PIC18C601/801
$1001=3.5 \mathrm{~V}$ - Reserved on PIC18C601/801
$1000=3.3 \mathrm{~V}$ - Reserved on PIC18C601/801
$0111=3.0 \mathrm{~V}$ - Reserved on PIC18C601/801
$0110=2.8 \mathrm{~V}$ - Reserved on PIC18C601/801
$0101=2.7 \mathrm{~V}$ - Reserved on PIC18C601/801
$0100=2.5 \mathrm{~V}$ - Reserved on PIC18C601/801
$0011=2.4 \mathrm{~V}$ - Reserved on PIC18C601/801
$0010=2.2 \mathrm{~V}$ - Reserved on PIC18C601/801
$0001=2.0 \mathrm{~V}$ - Reserved on PIC18C601/801
$0000=$ Reserved on PIC18C601/801 and PIC18LC801/601
LVDL3:LVDLO modes which result in a trip point below the valid operating voltage of the device are not tested.

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as '0' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

### 18.2 Operation

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease current consumption, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.
Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to setup the LVD module:

1. Write the value to the LVDL3:LVDLO bits (LVDCON register), which selects the desired LVD trip point.
2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
4. Wait for the LVD module to stabilize (the IRVST bit to become set).
5. Clear the LVD interrupt flag, which may have falsely become set, until the LVD module has stabilized (clear the LVDIF bit).
6. Enable the LVD interrupt (set the LVDIE and the GIE bits).
Figure $18-3$ shows typical waveforms that the LVD module may be used to detect.

FIGURE 18-3: LOW VOLTAGE DETECT WAVEFORMS


## PIC18C601/801

### 18.2.1 REFERENCE VOLTAGE SET POINT

The Internal Reference Voltage of the LVD module may be used by other internal circuitry (the programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires time to become stable before a low voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter \#36. The low voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 18-3.

### 18.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter \#D022B.

### 18.3 External Analog Voltage Input

The LVD module has an additional feature that allows the user to supply the trip point voltage to the module from an external source (the LVDIN pin). The LVDIN pin is used as the trip point when the LVDL3:LVDLO bits equal '1111'. This state connects the LVDIN pin voltage to the comparator. The other comparator input is connected to an internal reference voltage source.

### 18.4 Operation During SLEEP

When enabled, the LVD circuitry continues to operate during SLEEP. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from SLEEP. Device execution will continue from the interrupt vector address, if interrupts have been globally enabled.

### 18.5 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the LVD module to be turned off.

### 19.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components and provide power saving operating modes:

- OSC Selection
- RESET
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- ID Locations

PIC18C601/801 devices have a Watchdog Timer, which can be permanently enabled/disabled via the configuration bits, or it can be software controlled. By default, the Watchdog Timer is disabled to allow software control. It runs off its own RC oscillator for cost reduction. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Powerup Timer (PWRT), which provides a fixed delay on power-up only, designed to keep the part in RESET
while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.
SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. By default, HS oscillator mode is selected. There are two main modes of operations for external memory interface: 8-bit and 16-bit (default). A set of configuration bits are used to select various options.

### 19.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000 h .
The user will note that address 300000 h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h - 3FFFFFh), which can only be accessed using table reads and table writes.

TABLE 19-1: CONFIGURATION BITS AND DEVICE IDs

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default/ <br> Unprogrammed <br> Value |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 300001h | CONFIG1H | - | - | - | - | - | - | FOSC1 | FOSC0 | -----11 |
| 300002h | CONFIG2L | - | BW | - | - | - | - | - | PWRTEN | $-1-----1$ |
| 300003h | CONFIG2H | - | - | - | - | WDTPS2 | WDTPS1 | WDTPS0 | WDTEN | ----1110 |
| 300006h | CONFIG4L | r | - | - | - | - | - | - | STVREN | $1------1$ |
| 3FFFFEh | DEVID1 | DEV2 | DEV1 | DEV0 | REV4 | REV3 | REV2 | REV1 | REV0 | 00000000 |
| 3FFFFFh | DEVID2 | DEV10 | DEV9 | DEV8 | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | 00000000 |

Legend: $x=$ unknown, $u=u n c h a n g e d, ~-~=~ u n i m p l e m e n t e d, ~ q=v a l u e ~ d e p e n d s ~ o n ~ c o n d i t i o n, ~ r=r e s e r v e d, ~ m a i n t a i n ~ ' ~ 1 ' . ~$.

[^3]
## PIC18C601/801

REGISTER 19-1: CONFIGURATION REGISTER 1 HIGH (CONFIG1H: BYTE ADDRESS 0300001h)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/P-1 | R/P-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | FOSC1 | FOSC0 |

## bit 7-2 Unimplemented: Read as '0'

bit 2-0 FOSC1:FOSC0: Oscillator Selection bits
11 = RC oscillator
$10=$ HS oscillator
01 = EC oscillator
$00=$ LP oscillator

Legend:
$r=$ Reserved
$R=$ Readable bit $\quad P=$ Programmable bit $\quad U=$ Unimplemented bit, read as ' 0 '

- $\mathrm{n}=$ Value when device is unprogrammed $\quad \mathrm{u}=$ Unchanged from programmed state

REGISTER 19-2: CONFIGURATION REGISTER 2 LOW (CONFIG2L: BYTE ADDRESS 300002h)

| U-0 | R/P-1 | U-0 | U-0 | U-0 | U-0 | U-0 | R/P-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | BW | - | - | - | - | - | PWRTEN |

bit 7
bit 0
bit $7 \quad$ Unimplemented: Read as ' 0 '
bit 6 BW: External Bus Data Width bit
1 = 16-bit external bus mode
$0=8$-bit external bus mode
bit 5-1 Unimplemented: Read as '0'
bit $0 \quad$ PWRTEN: Power-up Timer Enable bit
1 = PWRT disabled
$0=$ PWRT enabled

```
Legend:
r = Reserved
R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'
- n = Value when device is unprogrammed u}\quadu=\mathrm{ Unchanged from programmed state
```


## REGISTER 19-3: CONFIGURATION REGISTER 2 HIGH (CONFIG2H: BYTE ADDRESS 300003H)

| U-0 | U-0 | U-0 | U-0 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | WDTPS2 | WDTPS1 | WDTPS0 | WDTEN |

bit 7
bit 0
bit 7-4 Unimplemented: Read as '0'
bit 3-1 WDTPS2:WDTPS0: Watchdog Timer Postscale Select bits
$000=1: 128$
$001=1: 64$
$010=1: 32$
$011=1: 16$
$100=1: 8$
$101=1: 4$
$110=1: 2$
$111=1: 1$
bit $0 \quad$ WDTEN: Watchdog Timer Enable bit
1 = WDT enabled
$0=$ WDT disabled (control is placed on the SWDTEN bit)

```
Legend:
r = Reserved
R = Readable bit }\quad\textrm{P}=\mathrm{ P Programmable bit U = Unimplemented bit, read as '0'
- n = Value when device is unprogrammed u= Unchanged from programmed state
```

REGISTER 19-4: CONFIGURATION REGISTER 4 LOW (CONFIG4L: BYTE ADDRESS 300006H)

| R/P-1 | U-0 | U-0 | U-0 | U-0 | U-0 | R/P-1 | R/P-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $r$ | - | - | - | - | - | - | STVREN |
| bit 7 |  |  |  |  |  |  |  |

bit 7 Reserved: Maintain as ' 1 '
bit 6-1 Unimplemented: Read as '0'
bit $0 \quad$ STVREN: Stack Full/Underflow RESET Enable bit
1 = Stack Full/Underflow will cause RESET
0 = Stack Full/Underflow will not cause RESET

| Legend: |  |  |
| :--- | :--- | :--- |
| $r=$ Reserved |  |  |
| $R=$ Readable bit | $P=$ Programmable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value when device is unprogrammed | $u=$ Unchanged from programmed state |  |

## PIC18C601/801

### 19.2 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO pins of the device has been stopped; for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The $\overline{\mathrm{TO}}$ bit in the RCON register will be cleared upon a WDT time-out.
By default, the Watchdog Timer is disabled by configuration to allow software control over Watchdog Timer operation. If the WDT is enabled by configuration, software execution may not disable this function. When the Watchdog Timer is disabled by configuration, the SWDTEN bit in the WDTCON register enables/ disables the operation of the WDT.

The WDT time-out period values may be found in the Electrical Specifications section under parameter \#31. Values for the WDT postscaler may be assigned by using configuration bits WDPS $<3: 1>$ in CONFIG2H register. If the Watchdog Timer is disabled by configuration, values for the WDT postscaler may be assigned using the SWDPS bits in the WDTCON register.

Note 1: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

### 19.2.1 CONTROL REGISTER

Register 19-5 shows the WDTCON register. This is a readable and writable register. It contains control bits to control the Watchdog Timer from user software. If the Watchdog Timer is enabled by configuration, this register setting is ignored.

## REGISTER 19-5: WDTCON REGISTER

| U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| - | - | - | - | SWDPS2 | SWDPS1 | SWDPS0 | SWDTEN |
| bit 7 |  |  |  |  |  |  |  |

bit 7-4 Unimplemented: Read as '0'
bit 3-1 SWDPS2:SWDPS0: Software Watchdog Timer Postscale Select bits
$111=1: 128$
$110=1: 64$
$101=1: 32$
$100=1: 16$
$011=1: 8$
$010=1: 4$
$001=1: 2$
$000=1: 1$
bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit
1 = Watchdog Timer is on
$0=$ Watchdog Timer is turned off if it is not disabled

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

### 19.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT Reset period. The postscaler may be programmed by the user software or is selected by configuration bits WDTPS<2:0> in the CONFIG2H register. If the device has the Watchdog Timer enabled by configuration bits,
the device will use predefined set postscaler value. If the device has the Watchdog Timer disabled by configuration bits, user software can set desired postscaler value. When the device has the Watchdog Timer enabled by configuration bits, by default, Watchdog postscaler of $1: 128$ is selected.

FIGURE 19-1: Watchdog Timer Block Diagram


Note: WDPS2:WDPS0 are bits in a configuration register.

TABLE 19-2: $\quad$ SUMMARY OF WATCHDOG TIMER REGISTERS

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONFIG2H | - | - | - | - | WDTPS2 | WDTPS1 | WDTPS0 | WDTEN |
| RCON | IPEN | $r$ | - | $\overline{R l}$ | $\overline{T O}$ | $\overline{\text { PD }}$ | $\overline{\text { POR }}$ | $r$ |
| WDTCON | - | - | - | - | SWDPS2 | SWDPS1 | SWDPS0 | SWDTEN |

Legend: Shaded cells are not used by the Watchdog Timer.

### 19.3 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.
Upon entering into Power-down mode, the following actions are performed:

1. Watchdog Timer is cleared and kept running.
2. $\overline{\mathrm{PD}}$ bit in RCON register is cleared.
3. $\overline{\mathrm{TO}}$ bit in RCON register is set.
4. Oscillator driver is turned off.
5. I/O ports maintain the status they had before the SLEEP instruction was executed.
To achieve lowest current consumption, follow these steps before switching to Power-down mode:
6. Place all I/O pins at either Vdd or Vss and ensure no external circuitry is drawing current from I/O pin.
7. Power-down A/D and external clocks.
8. Pull all hi-impedance inputs to high or low, externally.
9. Place TOCKI at Vss or Vdd.
10. Current consumption by PORTB on-chip pullups should be taken into account and disabled, if necessary.
The $\overline{\text { MCLR }}$ pin must be at a logic high level (VIHMC).

### 19.3.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

1. External RESET input on $\overline{M C L R}$ pin.
2. Watchdog Timer Wake-up (if WDT was enabled).
3. Interrupt from INT pin, RB port change, or a peripheral interrupt.
The following peripheral interrupts can wake the device from SLEEP:
4. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
5. TMR3 interrupt. Timer3 must be operating as an asynchronous counter.
6. CCP Capture mode interrupt.
7. Special event trigger (Timer1 in Asynchronous mode using an external clock).
8. MSSP (START/STOP) bit detect interrupt.
9. MSSP transmit or receive in Slave mode (SPI/ $/{ }^{2} \mathrm{C}$ ).
10. USART RX or TX (Synchronous Slave mode).
11. $A / D$ conversion (when $A / D$ clock source is $R C$ ).

Other peripherals cannot generate interrupts, since during SLEEP, no on-chip clocks are present.

External $\overline{M C L R}$ Reset will cause a device RESET. All other events are considered a continuation of program execution and will cause a "wake-up". The $\overline{\mathrm{TO}}$ and $\overline{\mathrm{PD}}$ bits in the RCON register can be used to determine the cause of the device RESET. The $\overline{P D}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared, if a WDT time-out occurred (and caused wake-up).
When the SLEEP instruction is being executed, the next instruction $(P C+2)$ is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

### 19.3.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If an interrupt condition (interrupt flag bit and interrupt enable bits are set) occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and $\overline{\mathrm{PD}}$ bits will not be cleared.
- If the interrupt condition occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the $\overline{\mathrm{TO}}$ bit will be set and the $\overline{\mathrm{PD}}$ bit will be cleared.
Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the $\overline{\mathrm{PD}}$ bit. If the $\overline{\mathrm{PD}}$ bit is set, the SLEEP instruction was executed as a NOP.
To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 19-2: WAKE-UP FROM SLEEP THROUGH INTERRUPT ${ }^{(1,2)}$


Note 1: HS or LP oscillator mode assumed.
2: GIE set is assumed. In this case, after wake- up, the processor jumps to the interrupt routine. If GIE is cleared, execution will continue in-line.
3: TOST = 1024Tosc (drawing not to scale). This delay will not occur for RC and EC osc modes.
4: CLKOUT is not available in these oscillator modes, but shown here for timing reference.

## PIC18C601/801

NOTES:

### 20.0 INSTRUCTION SET SUMMARY

The PIC18C601/801 instruction set adds many enhancements to the previous PICmicro ${ }^{\circledR}$ instruction sets, while maintaining an easy migration path from them.
With few exceptions, instructions are a single program memory word (16-bits). Each single word instruction is divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction.
The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18C601/801 instruction set summary in Table 20-2 lists byte-oriented, bit-oriented, literal and control operations. Table 20-1 shows the opcode field descriptions.
Most byte-oriented instructions have three operands:

1. The file register (represented by ' f ')
2. The destination of the result (represented by 'd')
3. The accessed memory
(represented by 'a')
The file register designator ' $f$ ' specifies which file register is to be used by the instruction.
The destination designator ' $d$ ' specifies where the result of the operation is to be placed. If ' $d$ ' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

1. The file register (represented by ' f ')
2. The bit in the file register (represented by 'b')
3. The accessed memory
(represented by 'a')
The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator ' $f$ ' represents the number of the file in which the bit is located.

The literal instructions may use some of the following operands:

- A literal value to be loaded into a file register (represented by 'k')
- The desired FSR register to load the literal value into (represented by 'f')
- No operand required (specified by '-')
The control instructions may use some of the following operands:
- A program memory address (represented by 'n')
- The mode of the Call or Return instructions (represented by 's')
- The mode of the Table Read and Table Write instructions (represented by 'm')
- No operand required (specified by '-')
All instructions are a single word, except for four double word instructions. These four instructions were made double word instructions so that all the required information is available in these 32 bits. In the second word, the 4 MSbs are 1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.
All single word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.The double word instructions execute in two instruction cycles.
One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz , the normal instruction execution time is $1 \mu \mathrm{~s}$. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is $2 \mu \mathrm{~s}$. Two word branch instructions (if true) would take $3 \mu \mathrm{~s}$.
Figure 20-1 shows the general formats that the instructions can have. All examples use the format 'nnh' to represent a hexadecimal number, where ' $h$ ' signifies a hexadecimal digit.
The Instruction Set Summary, shown in Table 20-2, lists the instructions recognized by the Microchip assembler (MPASM ${ }^{\top \mathrm{M}}$ ).
Section 20.1 provides a description of each instruction.


## PIC18C601/801

## TABLE 20-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
| :---: | :---: |
| a | RAM access bit <br> $\mathrm{a}=0$ : RAM location in Access RAM (BSR register is ignored) <br> $a=1:$ RAM bank is specified by BSR register |
| ACCESS | ACCESS = 0: RAM access bit symbol |
| BANKED | BANKED = 1: RAM access bit symbol |
| bbb | Bit address within an 8-bit file register (0 to 7) |
| BSR | Bank Select Register. Used to select the current RAM bank. |
| d | Destination select bit; $\mathrm{d}=0$ : store result in WREG, $d=1$ : store result in file register $f$. |
| dest | Destination either the WREG register or the specified register file location |
| f | 8-bit Register file address (00h to FFh) |
| $\mathrm{f}_{\text {s }}$ | 12-bit Register file address (000h to FFFh). This is the source address. |
| $\mathrm{f}_{\mathrm{d}}$ | 12-bit Register file address (000h to FFFh). This is the destination address. |
| k | Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value) |
| label | Label name |
| mm * *+ *- +* - | The mode of the TBLPTR register for the Table Read and Table Write instructions Only used with Table Read and Table Write instructions: <br> No change to register (such as TBLPTR with Table reads and writes) Post-Increment register (such as TBLPTR with Table reads and writes) Post-Decrement register (such as TBLPTR with Table reads and writes) Pre-Increment register (such as TBLPTR with Table reads and writes) |
| n | The relative address (2's complement number) for relative branch instructions, or the direct address for Call/Branch and Return instructions |
| PRODH | Product of Multiply high byte (Register at address FF4h) |
| PRODL | Product of Multiply low byte (Register at address FF3h) |
| s | Fast Call / Return mode select bit. <br> $s=0$ : do not update into/from shadow registers <br> $s=1$ : certain registers loaded into/from shadow registers (Fast mode) |
| u | Unused or Unchanged (Register at address FE8h) |
| W | W = 0: Destination select bit symbol |
| WREG | Working register (accumulator) (Register at address FE8h) |
| x | Don't care (0 or 1) <br> The assembler will generate code with $x=0$. It is the recommended form of use for compatibility with all Microchip software tools. |
| TBLPTR | 21-bit Table Pointer (points to a Program Memory location) (Register at address FF6h) |
| TABLAT | 8-bit Table Latch (Register at address FF5h) |
| TOS | Top-of-Stack |
| PC | Program Counter |
| PCL | Program Counter Low Byte (Register at address FF9h) |
| PCH | Program Counter High Byte |
| PCLATH | Program Counter High Byte Latch (Register at address FFAh) |
| PCLATU | Program Counter Upper Byte Latch (Register at address FFBh) |
| GIE | Global Interrupt Enable bit |
| WDT | Watchdog Timer |
| TO | Time-out bit |
| PD | Power-down bit |
| C, DC, Z, OV, N | ALU status bits Carry, Digit Carry, Zero, Overflow, Negative |
| [ ] | Optional |
| ( ) | Contents |
| $\rightarrow$ | Assigned to |
| < > | Register bit field |
| $\epsilon$ | In the set of |
| italics | User defined term (font is courier) |

FIGURE 20-1: GENERAL FORMAT FOR INSTRUCTIONS


## CALL, GOTO and Branch operations

GOTO Label

## BRA MYFUNC

BC MYFUNC

LFSR FSRO, 100h

## TABLE 20-2: PIC18C601/801 INSTRUCTION SET

| Mnemonic, Operands |  | Description | Cycles | 16-Bit Instruction Word |  |  |  | Status Affected | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MSb |  |  |  | LSb |  |  |
| BYTE-ORIENTED FILE REGISTER OPERATIONS |  |  |  |  |  |  |  |  |  |
| ADDWF | f [, d [,a]] |  | Add WREG and f | 1 | 0010 | 01da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 6 |
| ADDWFC | f [, d [,a]] | Add WREG and Carry bit to f | 1 | 0010 | 01da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 6 |
| ANDWF | $\mathrm{f}[\mathrm{d}$ [,a]] | AND WREG with f | 1 | 0001 | 01da | ffff | ffff | Z, N | 1,2, 6 |
| CLRF | $f[, a]$ | Clear f | 1 | 0110 | 101a | ffff | ffff | Z | 2, 6 |
| COMF | f [, d [,a]] | Complement $f$ | 1 | 0001 | 11da | ffff | ffff | Z, N | 1, 2, 6 |
| CPFSEQ | $f[, a]$ | Compare f with WREG, skip = | 1 (2 or 3) | 0110 | 001a | ffff | ffff | None | 4, 6 |
| CPFSGT | $\mathrm{f}[, \mathrm{a}]$ | Compare f with WREG, skip > | 1 (2 or 3) | 0110 | 010a | ffff | ffff | None | 4, 6 |
| CPFSLT | $\mathrm{f}[, \mathrm{a}]$ | Compare of with WREG, skip < | 1 (2 or 3) | 0110 | 000a | ffff | ffff | None | 1, 2, 6 |
| DECF | $\mathrm{f}[\mathrm{d}[, \mathrm{a}]$ ] | Decrement $f$ | 1 | 0000 | 01da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 3, 4, 6 |
| DECFSZ | $\mathrm{f}[\mathrm{d}[, \mathrm{a}]$ ] | Decrement $f$, Skip if 0 | 1 (2 or 3) | 0010 | 11da | ffff | ffff | None | 1, 2, 3, 4, 6 |
| DCFSNZ | $\mathrm{f}[\mathrm{d}[, \mathrm{a}]$ ] | Decrement $f$, Skip if Not 0 | 1 (2 or 3) | 0100 | 11da | ffff | ffff | None | 1, 2, 6 |
| INCF | $\mathrm{f}[\mathrm{d}[, \mathrm{a}]$ ] | Increment $f$ | 1 | 0010 | 10da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 3, 4, 6 |
| INCFSZ | $\mathrm{f}[\mathrm{d}[, \mathrm{a}]$ ] | Increment f, Skip if 0 | 1 (2 or 3) | 0011 | 11da | ffff | ffff | None | 4, 6 |
| INFSNZ | $\mathrm{f}[\mathrm{d}[, \mathrm{a}]$ ] | Increment f , Skip if Not 0 | 1 (2 or 3) | 0100 | 10da | ffff | ffff | None | 1, 2, 6 |
| IORWF | $\mathrm{f}[\mathrm{d}[, \mathrm{a}]$ ] | Inclusive OR WREG with f | 1 | 0001 | 00da | ffff | ffff | Z, N | 1, 2, 6 |
| MOVF | f [, d [,a]] | Move f | 1 | 0101 | 00da | ffff | ffff | Z, N | 1,6 |
| MOVFF | $\mathrm{f}_{\mathrm{s}}, \mathrm{f}_{\mathrm{d}}$ | Move $\mathrm{f}_{\mathrm{s}}$ (source) to 1st word $\mathrm{f}_{\mathrm{d}}$ (destination)2nd word | 2 | 1100 | ffff | ffff |  | None |  |
| MOVWF | f [,a] | Move WREG to f | 1 | 0110 | 111a | ffff | ffff | None | 6 |
| MULWF | f [, a ] | Multiply WREG with f | 1 | 0000 | 001a | ffff | ffff | None | 6 |
| NEGF | f [,a] | Negate f | 1 | 0110 | 110a | ffff | ffff | C, DC, Z, OV, N | 1,2,6 |
| RLCF | $\mathrm{f}[\mathrm{d}[, \mathrm{a}]$ ] | Rotate Left f through Carry | 1 | 0011 | 01da | ffff | ffff | C, $\mathrm{Z}, \mathrm{N}$ | 6 |
| RLNCF | $\mathrm{f}[\mathrm{d}[, \mathrm{a}]$ ] | Rotate Left f (No Carry) | 1 | 0100 | 01da | ffff | ffff | Z, N | 1,2,6 |
| RRCF | $\mathrm{f}[\mathrm{d}[, \mathrm{a}]$ ] | Rotate Right f through Carry | 1 | 0011 | 00da | ffff | ffff | C, $\mathrm{Z}, \mathrm{N}$ | 6 |
| RRNCF | $\mathrm{f}[\mathrm{d}$ [,a]] | Rotate Right f (No Carry) | 1 | 0100 | 00da | ffff | ffff | Z, N | 6 |
| SETF | $\mathrm{f}[, \mathrm{a}$ ] | Set f | 1 | 0110 | 100a | ffff | ffff | None | 6 |
| SUBFWB | f [, d [,a]] | Subtract $f$ from WREG with borrow | 1 | 0101 | 01da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 6 |
| SUBWF | $\mathrm{f}[\mathrm{d}[, \mathrm{a}]$ ] | Subtract WREG from f | 1 | 0101 | 11da | ffff | ffff | C, DC, Z, OV, N | 6 |
| SUBWFB | f [,d [,a]] | Subtract WREG from $f$ with borrow | 1 | 0101 | 10da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 6 |
| SWAPF | $\mathrm{f}[\mathrm{d}[, \mathrm{a}]$ ] | Swap nibbles in f | 1 | 0011 | 10da | ffff | ffff | None | 4, 6 |
| TSTFSZ | f [,a] | Test f , skip if 0 | 1 (2 or 3) | 0110 | 011a | ffff | ffff | None | 1, 2, 6 |
| XORWF | $\mathrm{f}[\mathrm{d}$ [,a]] | Exclusive OR WREG with f | 1 | 0001 | 10da | ffff | ffff | Z, N | 6 |
| BIT-ORIENTED FILE REGISTER OPERATIONS |  |  |  |  |  |  |  |  |  |
| BCF | $\mathrm{f}, \mathrm{b}$ [, a] | Bit Clear f | 1 | 1001 | bbba | ffff | ffff | None | 1, 2, 6 |
| BSF | f, b [, a] | Bit Set f | 1 | 1000 | bbba | ffff | ffff | None | 1, 2, 6 |
| BTFSC | $\mathrm{f}, \mathrm{b}[$, a$]$ | Bit Test f, Skip if Clear | 1 (2 or 3) | 1011 | bbba | ffff | ffff | None | 3, 4, 6 |
| BTFSS | $\mathrm{f}, \mathrm{b}$ [,a] | Bit Test f, Skip if Set | 1 (2 or 3) | 1010 | bbba | ffff | ffff | None | 3, 4, 6 |
| BTG | f [, d [,a]] | Bit Toggle f | 1 | 0111 | bbba | ffff | ffff | None | 1, 2, 6 |

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is ' 1 ' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
2: If this instruction is executed on the TMRO register (and, where applicable, $d=1$ ), the prescaler will be cleared if assigned.
3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a nop, unless the first word of the instruction retrieves the information embedded in these 16 -bits. This ensures that all program memory locations have a valid instruction.
5: If the table write starts the write cycle to internal memory, the write will continue until terminated.
6: Microchip's MPASM ${ }^{\text {TM }}$ Assembler automatically defaults destination bit ' $d$ ' to ' 1 ', while access bit 'a' defaults to ' 1 ' or ' 0 ', according to address of register being used.

TABLE 20-2: PIC18C601/801 INSTRUCTION SET (CONTINUED)


Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0 ), the value used will be that value present on the pins themselves. For example, if the data latch is ' 1 ' for a pin configured as input and is driven low by an external device, the data will be written back with a ' 0 '.
2: If this instruction is executed on the TMR0 register (and, where applicable, $d=1$ ), the prescaler will be cleared if assigned.
3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a nop, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
5: If the table write starts the write cycle to internal memory, the write will continue until terminated.
6: Microchip's MPASM ${ }^{\text {TM }}$ Assembler automatically defaults destination bit ' $d$ ' to ' 1 ', while access bit 'a' defaults to ' 1 ' or ' 0 ', according to address of register being used.

## PIC18C601/801

TABLE 20-2: PIC18C601/801 INSTRUCTION SET (CONTINUED)

| Mnemonic, Operands | Description | Cycles | 16-Bit Instruction Word |  |  |  | Status <br> Affected | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MSb |  |  | LSb |  |  |
| LITERAL OPERATIONS |  |  |  |  |  |  |  |  |
| ADDLW k | Add literal and WREG | 1 | 0000 | 1111 | kkkk | kkkk | C, DC, Z, OV, N |  |
| ANDLW k | AND literal with WREG | 1 | 0000 | 1011 | kkkk | kkkk | Z, N |  |
| IORLW k | Inclusive OR literal with WREG | 1 | 0000 | 1001 | kkkk | kkkk | Z, N |  |
| LFSR f, k | Load FSR (f) with a 12-bit | 2 | 1110 | 1110 | 00 ff | kkkk | None |  |
|  | literal (k) |  | 1111 | 0000 | kkkk | kkkk |  |  |
| MOVLB k | Move literal to BSR<3:0> | 1 | 0000 | 0001 | 0000 | kkkk | None |  |
| MOVLW k | Move literal to WREG | 1 | 0000 | 1110 | kkkk | kkkk | None |  |
| MULLW k | Multiply literal with WREG | 1 | 0000 | 1101 | kkkk | kkkk | None |  |
| RETLW k | Return with literal in WREG | 2 | 0000 | 1100 | kkkk | kkkk | None |  |
| SUBLW k | Subtract WREG from literal | 1 | 0000 | 1000 | kkkk | kkkk | C, DC, Z, OV, N |  |
| XORLW k | Exclusive OR literal with WREG | 1 | 0000 | 1010 | kkkk | kkkk | Z, N |  |
| DATA MEMORY $\leftrightarrow$ PROGRAM MEMORY OPERATIONS |  |  |  |  |  |  |  |  |
| TBLRD* | Table Read | 2 | 0000 | 0000 | 0000 | 1000 | None |  |
| TBLRD* + | Table Read with post-increment |  | 0000 | 0000 | 0000 | 1001 | None |  |
| TBLRD*- | Table Read with post-decrement |  | 0000 | 0000 | 0000 | 1010 | None |  |
| TBLRD+* | Table Read with pre-increment |  | 0000 | 0000 | 0000 | 1011 | None |  |
| TBLWT* | Table Write | 2 (5) | 0000 | 0000 | 0000 | 1100 | None |  |
| TBLWT* + | Table Write with post-increment |  | 0000 | 0000 | 0000 | 1101 | None |  |
| TBLWT*- | Table Write with post-decrement |  | 0000 | 0000 | 0000 | 1110 | None |  |
| TBLWT+* | Table Write with pre-increment |  | 0000 | 0000 | 0000 | 1111 | None |  |

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1,0 ), the value used will be that value present on the pins themselves. For example, if the data latch is ' 1 ' for a pin configured as input and is driven low by an external device, the data will be written back with a ' 0 '.
2: If this instruction is executed on the TMRO register (and, where applicable, $d=1$ ), the prescaler will be cleared if assigned.
3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a nop, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
5: If the table write starts the write cycle to internal memory, the write will continue until terminated.
6: Microchip's MPASM ${ }^{\text {TM }}$ Assembler automatically defaults destination bit ' $d^{\prime}$ to ' 1 ', while access bit 'a' defaults to ' 1 ' or ' 0 ', according to address of register being used.

### 20.1 Instruction Set

| ADDLW | ADD literal to WREG |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] ADDLW k |  |  |  |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |  |  |  |
| Operation: | (WREG) + $\mathrm{k} \rightarrow$ WREG |  |  |  |
| Status Affected: | N,OV, C, DC, Z |  |  |  |
| Encoding: | 0000 | 1111 | kkkk | kkkk |
| Description: | The contents of WREG are added to the 8-bit literal ' $k$ ' and the result is placed in WREG. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read literal ' $k$ ' |  |  | Write to WREG |
| Example: | ADDLW | 15h |  |  |
| Before Instruction |  |  |  |  |
| WREG | - 10h |  |  |  |
| N | = ? |  |  |  |
| OV | $=$ ? |  |  |  |
| C | $=$ ? |  |  |  |
| DC | $=$ ? |  |  |  |
| Z | $=$ ? |  |  |  |
| After Instruction |  |  |  |  |
| WREG | $=25 \mathrm{~h}$ |  |  |  |
| N | $=0$ |  |  |  |
| OV | $=0$ |  |  |  |
| C | $=0$ |  |  |  |
| DC | $=0$ |  |  |  |
| Z |  |  |  |  |

ADDWF ADD WREG to f
Syntax: $\quad[$ label $]$ ADDWF $\quad \mathrm{f}[, \mathrm{d}[, \mathrm{a}]]$

Operands: $\quad 0 \leq f \leq 255$
$\mathrm{d} \in[0,1]$
$a \in[0,1]$
Operation: $\quad($ WREG $)+(\mathrm{f}) \rightarrow$ dest
Status Affected: N,OV, C, DC, Z
Encoding:

| 0010 | 01da | ffff | ffff |
| :--- | :--- | :--- | :--- |

Description: Add WREG to register ' $f$ '. If 'd' is 0 , the result is stored in WREG. If ' $d$ ' is 1, the result is stored back in register ' f ' (default). If 'a' is 0 , the Access Bank will be selected. If 'a' is 1 , the Bank will be selected as per the BSR value.

Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | Write to <br> destination |

Example: ADDWF REG, W
Before Instruction
WREG $=17 \mathrm{~h}$

REG $=0 \mathrm{C} 2 \mathrm{~h}$
$\mathrm{N}=$ ?
OV = ?
$\mathrm{C}=$ ?
DC = ?
$\mathrm{z}=$ ?

After Instruction

| WREG | $=0 \mathrm{D} 9 \mathrm{~h}$ |
| :--- | :--- |
| REG | $=0 \mathrm{C} 2 \mathrm{~h}$ |
| N | $=1$ |
| OV | $=0$ |
| C | $=0$ |
| DC | $=0$ |
| Z | $=0$ |


| ADDWFC | ADD WREG and Carry bit to f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] ADDWFC f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $($ WREG $)+(\mathrm{f})+(\mathrm{C}) \rightarrow$ dest |  |  |  |
| Status Affected: | N,OV, C, DC, Z |  |  |  |
| Encoding: | 0010 | 00da | ffff | f ffff |
| Description: | Add WREG, the Carry Flag and data memory location ' $f$ '. If ' $d$ ' is 0 , the result is placed in WREG. If ' $d$ ' is 1 , the result is placed in data memory location ' $f$ '. If 'a' is 0 , the Access Bank will be selected. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 Q4 |  |  |
| Decode | Read register ' f ' | Process Data |  | Write to destination |
| Example: | ADDWFC | REG, W |  |  |
| Before Instruction |  |  |  |  |
| C | $=1$ |  |  |  |
| REG | $=02 \mathrm{~h}$ |  |  |  |
| WREG | $=4 \mathrm{Dh}$ |  |  |  |
| N | = ? |  |  |  |
| OV | $=$ ? |  |  |  |
| DC | $=$ ? |  |  |  |
| Z | $=$ ? |  |  |  |
| After Instruction |  |  |  |  |
| C | $=0$ |  |  |  |
| REG | $=02 \mathrm{~h}$ |  |  |  |
| WREG | $=50 \mathrm{~h}$ |  |  |  |
| N | $=0$ |  |  |  |
| OV | $=0$ |  |  |  |
| DC | $=0$ |  |  |  |
| Z | $=0$ |  |  |  |


| ANDLW | AND literal with WREG |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] ANDLW k |  |  |  |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |  |  |  |
| Operation: | (WREG) .AND. $\mathrm{k} \rightarrow$ WREG |  |  |  |
| Status Affected: | N,Z |  |  |  |
| Encoding: | 0000 | 1011 | kkkk | kkkk |
| Description: | The contents of WREG are AND'ed with the 8 -bit literal ' $k$ '. The result is placed in WREG. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read literal | Proce |  | Write to WREG |

Example: ANDLW 5Fh
Before Instruction

| WREG | $=0 \mathrm{~A} 3 \mathrm{~h}$ |
| :--- | :--- |
| N | $=?$ |
| Z | $=?$ |

After Instruction

| WREG | $=03 \mathrm{~h}$ |  |
| :--- | :--- | :--- |
| N | $=$ | 0 |
| Z | $=0$ |  |


| ANDWF | AND WREG with f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] ANDWF f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | (WREG) .AND. (f) $\rightarrow$ dest |  |  |  |
| Status Affected: | N,Z |  |  |  |
| Encoding: | 0001 | 01da | ffff | f $\quad$ ffff |
| Description: | The contents of WREG are AND'ed with register ' $f$ '. If ' $d$ ' is 0 , the result is stored in WREG. If 'd' is 1 , the result is stored back in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected. If 'a' is 1 , the bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 Q4 |  |  |
| Decode | Read register ' $f$ ' |  |  | Write to destination |
| Example: | ANDWF | REG, |  |  |
| Before Instruction |  |  |  |  |
| WREG | $=17 \mathrm{~h}$ |  |  |  |
| REG | $=0 \mathrm{C} 2 \mathrm{~h}$ |  |  |  |
| N | $=$ ? |  |  |  |
| Z | $=$ ? |  |  |  |
| After Instruction |  |  |  |  |
| WREG | $=02 \mathrm{~h}$ |  |  |  |
| REG | $=0 \mathrm{C} 2 \mathrm{~h}$ |  |  |  |
| N | $=0$ |  |  |  |
| Z |  |  |  |  |

BC Branch if Carry
Syntax:
[ label] BC n
Operands:
$-128 \leq n \leq 127$
Operation: if carry bit is ' 1 '

$$
(\mathrm{PC})+2+2 n \rightarrow \mathrm{PC}
$$

Status Affected: None
Encoding:
Description:

| 1110 | 0010 | nnnn | nnnn |
| :--- | :--- | :--- | :--- |

If the Carry bit is ' 1 ', then the program will branch.
The 2's complement number ' 2 n ' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC $+2+2 n$. This instruction is then a two-cycle instruction.
Words: $\quad 1$
Cycles: $\quad 1(2)$
Q Cycle Activity: If Jump:
Q1

| Decode | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Read literal <br> 'n' | Process <br> Data | Write to PC |  |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| If No Jump: |  |  |  |
| Q1 | Q2 | Q3 | Q4 |
| Decode | Read literal <br> 'n' | Process <br> Data | No <br> operation |

Example: HERE BC 5

Before Instruction

| PC | $=$ address (HERE) |
| ---: | :--- |
| After Instruction |  |
| If Carry | $=1 ;$ |
| PC | $=$ address (HERE+12) |
| If Carry | $=0 ;$ |
| PC | $=$ address (HERE+2) |


| BCF | Bit Clear f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] BCF f, b [,a] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & 0 \leq b \leq 7 \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $0 \rightarrow f<b>$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1001 | bbba | ffff | ffff |
| Description: | Bit 'b' in register ' $f$ ' is cleared. If ' $a$ ' is 0 , the Access Bank will be selected, overriding the $B S R$ value. If ' $a$ ' = 1 , the Bank will be selected as per the $B S R$ value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read register ' $f$ ' | Proc |  | Write register ' f ' |
| Example: | BCF | FLAG_R | , |  |
| Before Instru FLAG_R | ction $E G=0 C 7 h$ |  |  |  |
| After Instruc FLAG_R | on $E G=47 \mathrm{~h}$ |  |  |  |


| BNC | Branch if Not Carry |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] BNC n |  |  |  |
| Operands: | $-128 \leq n \leq 127$ |  |  |  |
| Operation: | if carry bit is ' 0 '$(\mathrm{PC})+2+2 \mathrm{n} \rightarrow \mathrm{PC}$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1110 | 0011 |  | nnnn |
| Description: | The 2's complement number ' 2 n ' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $\mathrm{PC}+2+2 \mathrm{n}$. This instruction is then a two-cycle instruction. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1(2) |  |  |  |
| Q Cycle Activity: If Jump: |  |  |  |  |
| Q1 | Q2 | Q3 | Q4 |  |
| Decode | Read literal 'n' | Process Data | Write to PC |  |
| No operation | No operation | No operation | No operation |  |
| If No Jump: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read literal 'n' | Process Data | Nooperation |  |
| Example: | HERE | BNC J | Jump |  |
| $\begin{aligned} & \text { Before Instruction } \\ & \text { PC }\end{aligned}=$ address (HERE) |  |  |  |  |
| After Instruction |  |  |  |  |
| If Carry PC | $=1 ;$ | ddress (HERE+2) |  |  |


| BNN | Branch if Not Negative |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] BNN n |  |  |  |
| Operands: | $-128 \leq n \leq 127$ |  |  |  |
| Operation: | if negative bit is ' 0 '$(\mathrm{PC})+2+2 \mathrm{n} \rightarrow \mathrm{PC}$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1110 | 0111 | nnnn | nnnn |
| Description: | If the Negative bit is ' 0 ', then the program will branch. |  |  |  |
|  | The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $\mathrm{PC}+2+2 \mathrm{n}$. This instruction is then a two-cycle instruction. |  |  |  |

Words: $\quad 1$
Cycles: 1(2)
Q Cycle Activity:
If Jump:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> 'n' | Process <br> Data | Write to PC |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If No Jump:

| Q1 | Q2 | Q3 |  |
| :---: | :---: | :---: | :---: |
| Q4 |  |  |  |
| Decode | Read literal <br> 'n' | Process <br> Data | No <br> operation |

```
Example: HERE BNN Jump
Before Instruction
PC \(=\) address (HERE)
After Instruction
If Negative \(=0\);
PC \(=\) address (Jump)
If Negative \(=1\);
\(\mathrm{PC}=\) address (HERE+2)
```


## PIC18C601/801

| BNOV | Branch if Not Overflow |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] BNOV n |  |  |  |
| Operands: | $-128 \leq n \leq 127$ |  |  |  |
| Operation: | if overflow bit is ' 0 '$(P C)+2+2 n \rightarrow P C$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1110 | 0101 | nnnn | nnnn |
| Description: | If the Overflow bit is ' 0 ', then the program will branch. |  |  |  |
|  | The 2's complement number ' $2 n$ ' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $\mathrm{PC}+2+2 \mathrm{n}$. This instruction is then a two-cycle instruction. |  |  |  |

Words: $\quad 1$
Cycles: 1(2)
Q Cycle Activity:
If Jump:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> 'n' | Process <br> Data | Write to PC |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If No Jump:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> 'n' | Process <br> Data | No <br> operation |

Example: HERE BNOV Jump

```
Before Instruction
    PC = address (HERE)
After Instruction
    If Overflow = 0;
        PC = address (Jump)
    If Overflow = 1;
        PC = address (HERE+2)
```

BNZ
Syntax:
Branch if Not Zero

Operands: $\quad-128 \leq n \leq 127$
Operation: if zero bit is ' 0 '
(PC) $+2+2 n \rightarrow P C$
Status Affected: None
Encoding:
Description:

| 1110 | 0001 | nnnn | nnnn |
| :---: | :---: | :---: | :---: |

If the Zero bit is ' 0 ', then the program will branch.
The 2's complement number ' 2 n ' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $\mathrm{PC}+2+2 \mathrm{n}$. This instruction is then a two-cycle instruction.
Words: $\quad 1$
Cycles: 1(2)
Q Cycle Activity:
If Jump:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> ' $n$ ' | Process <br> Data | Write to PC |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If No Jump:

| Q1 | Q2 | Q3 |  |
| :---: | :---: | :---: | :---: |
| Q4 |  |  |  |
| Decode | Read literal <br> ' $n$ ' | Process <br> Data | No <br> operation |

Example: HERE BNZ Jump

Before Instruction

```
    PC = address (HERE)
After Instruction
    If Zero = 0;
        PC = address (Jump)
    If Zero = 1;
        PC = address (HERE+2)
```

| BRA | Unconditional Branch |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] BRA $n$ |  |  |  |
| Operands: | $-1024 \leq n \leq 1023$ |  |  |  |
| Operation: | $(\mathrm{PC})+2+2 \mathrm{n} \rightarrow \mathrm{PC}$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1101 | Onnn | nnnn | $n$ nnnn |
| Description: | Add the 2's complement number'2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $\mathrm{PC}+2+2 \mathrm{n}$. This instruction is a two cycle instruction. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 2 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read literal ' $n$ ' | $\begin{gathered} \hline \text { Proce } \\ \text { Dat } \end{gathered}$ |  | Write to PC |
| No operation | No operation | $\begin{array}{r} \mathrm{No} \\ \text { opera } \end{array}$ |  | No operation |
| Example: | HERE | BRA | Jump |  |
| Before Instru PC | uction $=\quad \mathrm{ad}$ | ress ( |  |  |
| After Instruc PC | = ad | ress | ump) |  |



BTFSC
Syntax:
Bit Test File, Skip if Clear

Operands:
[ label] BTFSC f, b [,a]
$0 \leq f \leq 255$
$0 \leq b \leq 7$
$a \in[0,1]$
Operation:
skip if $(f<b>)=0$
Status Affected:
None
Encoding:
Description:

| 1011 | bbba | ffff | ffff |
| :--- | :--- | :--- | :--- |

If bit ' $b$ ' in register ' $f$ ' is 0 , then the next instruction is skipped.
If bit ' $b$ ' is 0 , then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a twocycle instruction. If ' $a$ ' is 0 , the Access Bank will be selected, overriding the $B S R$ value. If 'a' is 1 , the Bank will be selected as per the BSR value.
Words:
1
Cycles:
1(2)

> Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | No <br> operation |

If skip:

| Q1 | Q2 |  | Q3 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 |  |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |


| Example: | HERE BTFSC <br>  FALSE <br>  $:$ <br>  TRUE <br>  $:$ |
| :--- | :--- | :--- |


| Before Instruction |  |
| ---: | :--- |
| PC | $=$ address (HERE) |
| After Instruction |  |
| If FLAG<1> | $=0 ;$ |
| PC | $=$ address (TRUE) |
| If FLAG<1> | $=1 ;$ |
| PC | $=$ address (FALSE) |

## BTFSS

Syntax:
Bit Test File, Skip if Set

Operands:
[ label] BTFSS f, b [,a]
$0 \leq f \leq 255$ $0 \leq b<7$ $a \in[0,1]$
Operation: $\quad$ skip if $(f<b>)=1$
Status Affected:
Encoding:
Description:

## Words:

None

| 1010 | bbba | ffff | ffff |
| :--- | :--- | :--- | :--- |

If bit 'b' in register ' f ' is 1 then the next instruction is skipped.
If bit ' $b$ ' is 1 , then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a twocycle instruction. If ' $a$ ' is 0 , the
Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value.

## Cycles:

1
1(2)
Note: 3 cycles if skip and followed by a 2 -word instruction.
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | No <br> operation |

If skip:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

$\begin{array}{lll}\text { Example: } & \begin{array}{ll}\text { HERE } & \text { BTFSS } \\ & \text { FLALSE } \\ & : \\ & \text { TRUE } \\ & :\end{array} & \end{array}$
Before Instruction

| PC | $=$ address (HERE) |
| ---: | :--- |
| After Instruction |  |
| If $\mathrm{FLAG}<1>$ | $=0 ;$ |
| PC | $=$ address (FALSE) |
| If $\mathrm{FLAG}<1>$ | $=1 ;$ |
| PC | $=$ address (TRUE) |



| BZ | Branch if Zero |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] BZ n |  |  |  |
| Operands: | $-128 \leq n \leq 127$ |  |  |  |
| Operation: | if Zero bit is ' 1 '$(\mathrm{PC})+2+2 n \rightarrow P C$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1110 | 0000 n | nnnn | n nnnn |
| Description: | The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $\mathrm{PC}+2+2 \mathrm{n}$. This instruction is then a two-cycle instruction. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1(2) |  |  |  |
| Q Cycle Activity: If Jump: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read literal 'n' | Process Data |  | Write to PC |
| No operation | $\begin{gathered} \text { No } \\ \text { operation } \end{gathered}$ | No operation |  | No operation |
| If No Jump: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | $\begin{gathered} \text { Read literal } \\ \text { ' } n \text { ' } \end{gathered}$ | Process Data |  | No operation |
| Example: | HERE | BZ Ju | Jump |  |
| Before Instruction |  |  |  |  |
|  | $=$ address (HERE) |  |  |  |
| After Instruction |  |  |  |  |
| If Zero PC | $\begin{aligned} & =1 \\ & =a \end{aligned}$ |  |  |  |
| If Zero | $=0$ address (Jump)$=0 ;$ |  |  |  |
| PC | $=$ address (HERE+2) |  |  |  |



| CLRWDT | Clear Watchdog Timer |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] CLRWDT |  |  |  |
| Operands: | None |  |  |  |
| Operation: | $\begin{aligned} & 000 \mathrm{~h} \rightarrow \text { WDT, } \\ & 000 \mathrm{~h} \rightarrow \text { WDT postscaler, } \\ & 1 \rightarrow \overline{\overline{T O},} \\ & 1 \rightarrow \overline{\mathrm{PD}} \end{aligned}$ |  |  |  |
| Status Affected: $\overline{\mathrm{TO}}, \overline{\mathrm{PD}}$ |  |  |  |  |
| Encoding: | 0000 | 0000 | 0000 | 0100 |
| Description: | CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits $\overline{\mathrm{TO}}$ and $\overline{\mathrm{PD}}$ are set. |  |  |  |
| Words: |  |  |  |  |
| Cycles: |  |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
|  | No operation | $\begin{gathered} \text { Process } \\ \text { Data } \\ \hline \end{gathered}$ |  | No operation |
| Example: CLRWDT |  |  |  |  |
| Before Instruction |  |  |  |  |
| WDT counter |  | ? |  |  |
| WDT postscaler |  | ? |  |  |
|  |  | ? |  |  |
| $\overline{\mathrm{PD}}$ |  | ? |  |  |
| After Instruction |  |  |  |  |
| WDT counter |  | 00h |  |  |
| ${ }_{\text {WD }}^{\text {TO }}$ postscaler |  | 0 |  |  |
|  |  | 1 |  |  |
| $\overline{\mathrm{PD}}$ |  | 1 |  |  |


| COMF | Complement f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] COMF f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | ( $\overline{\mathrm{f}}) \rightarrow$ dest |  |  |  |
| Status Affected: | N,Z |  |  |  |
| Encoding: | 0001 | 11da | ffff | ffff |
| Description: | The contents of register ' $f$ ' are complemented. If 'd' is 0 the result is stored in WREG. If ' $d$ ' is 1 the result is stored back in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 |  |  | Q4 |
| Decode | Read register ' $f$ ' | Proc |  | rite to tination |

## Example: COMF REG

## Before Instruction

| REG | $=13 \mathrm{~h}$ |
| :--- | :--- |
| N | $=?$ |
| Z | $=?$ |


| After Instruction |  |  |
| ---: | :--- | :--- |
| REG | $=13 \mathrm{~h}$ |  |
| WREG | $=$ | 0 ECh |
| N | $=$ | 1 |
| Z | $=$ | 0 |


| CPFSEQ | Compare $f$ with WREG, <br> skip if $f=$ WREG |
| :--- | :--- |
| Syntax: | $[$ label $]$ CPFSEQ $f[, a]$ |
| Operands: | $0 \leq f \leq 255$ <br> $a \in[0,1]$ |
| Operation: | (f) $-($ (WREG) <br> skip if (f) $=($ WREG $)$ <br> (unsigned comparison) |
| Status Affected: | None |
| Encoding: | 0110 |

Description: Compares the contents of data memory location ' $f$ ' to the contents of WREG by performing an unsigned subtraction.
If ' $f$ ' = WREG, then the fetched instruction is discarded and a NOP is executed instead making this a two-cycle instruction. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value.
Words: $\quad 1$
Cycles:
1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | No <br> operation |

If skip:

| $c$ | Q1 | Q2 | Q3 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |


| Example: |  | HERE |
| :--- | :--- | :--- |
|  | NEQUAL | CPFSEQ REG |
|  | EQUAL | $:$ |

Before Instruction

| PC Address | $=$ | HERE |
| ---: | :--- | :--- |
| WREG | $=$ | $?$ |
| REG | $=$ | $?$ |
| After Instruction |  |  |
| If REG | $=$ | WREG; |
| PC | $=$ | Address (EQUAL) |
| If REG | $\neq$ | WREG; |
| PC | $=$ | Address (NEQUAL) |




Note: 3 cycles if skip and followed by a 2-word instruction.
Q Cycle Activity:


If skip:


If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |


| Example: | HERE | CPFSLT REG |
| :--- | :--- | :--- |
|  | NLESS | $:$ |
|  | LESS | $:$ |

Before Instruction

| PC | $=$ Address (HERE) |
| :--- | :--- |
| WREG | $=?$ |

After Instruction
If REG < WREG;

PC $\quad=$ Address (LESS)
If REG $\geq$ WREG;
PC $\quad=$ Address (NLESS)


Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register WREG | Process <br> Data | Write <br> WREG |

## Example1:

Before Instruction
WREG = OA5h
$C=0$
$D C=0$
After Instruction
$\begin{array}{ll}\text { WREG } & =05 \mathrm{~h} \\ \mathrm{C} & =1\end{array}$
$D C=0$
Example 2:
Before Instruction
WREG = OCEh
$\mathrm{C}=0$
$D C=0$
After Instruction

| WREG | $=34 \mathrm{~h}$ |
| :--- | :--- |
| C | $=1$ |
| DC | $=0$ |

DECF
Syntax:
Decrement f

Operands:
[ label] DECF f[,d [,a]]
Oprands: $\quad 0 \leq f \leq 255$ $d \in[0,1]$
$a \in[0,1]$
Operation:
(f) $-1 \rightarrow$ dest

Status Affected:
C,DC,N,OV,Z
Encoding:
Description:

| 0000 | 01da | ffff | ffff |
| :--- | :--- | :--- | :--- |

Decrement register ' $f$ '. If ' $d$ ' is 0 , the result is stored in WREG. If ' $d$ ' is 1 , the result is stored back in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If ' $a$ ' is 1 , the Bank will be selected as per the BSR value.

## Words: <br> 1

Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | Write to <br> destination |

## Example: DECF CNT

Before Instruction

| CNT | $=01 \mathrm{~h}$ |
| :--- | :--- |
| Z | $=0$ |

After Instruction

$$
\begin{array}{ll}
\text { CNT } & =00 \mathrm{~h} \\
\mathrm{Z} & =1
\end{array}
$$

| DECFSZ | Decrement $\mathbf{f}$, skip if $\mathbf{0}$ |
| :---: | :---: |
| Syntax: | [ label] DECFSZ f [, d [,a]] |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |
| Operation: | $\begin{aligned} & \text { (f) }-1 \rightarrow \text { dest, } \\ & \text { skip if result }=0 \end{aligned}$ |
| Status Affected: | None |
| Encoding: |  |
| Description: | The contents of register ' $f$ ' are decremented. If ' $d$ ' is 0 , the result is placed in WREG. If 'd' is 1 , the result is placed back in register ' f ' (default). If the result is 0 , the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |
| Words: | 1 - |

## Cycles: 1(2)

Note: 3 cycles if skip and followed by a 2-word instruction.
Q Cycle Activity:

| Q1 | Q2 |  | Q3 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write to <br> destination |

If skip:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

## Example:

| HERE | DECFSZ <br> GOTO | CNT |
| :--- | :--- | :--- |
| CONTINUE |  |  |

Before Instruction
$\mathrm{PC}=$ Address (HERE)
After Instruction

| CNT | $=\mathrm{CNT}-1$ |
| ---: | :--- |
| If CNT | $=0 ;$ |
| PC | $=$ Address (CONTINUE) |
| If CNT | $\neq 0 ;$ |
| PC | $=$ Address (HERE+2) |

DCFSNZ
Syntax:
Operands:
Decrement $\mathbf{f}$, skip if not 0
$0 \leq f \leq 255$
$d \in[0,1]$
$a \in[0,1]$
Operation: (f) $-1 \rightarrow$ dest, skip if result $\neq 0$
Status Affected: None
Encoding:
Description:

## Words:

Cycles:
1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write to <br> destination |

If skip:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |


| Example: | HERE DCFSNZ <br> ZERO TEMP <br>   <br>  NZERO <br>  $:$ |  |
| :--- | :--- | :--- | :--- |


| Before Instruction <br> TEMP | $=?$ |
| :--- | :--- |
| After Instruction |  |
| TEMP | $=$ TEMP - 1, |
| If TEMP | $=0 ;$ |
| PC | $=$ Address (ZERO) |
| If TEMP | $\neq 0 ;$ |
| PC | $=$ Address (NZERO) |


| GOTO | Unconditional Branch |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] GOTO k |  |  |  |
| Operands: | $0 \leq k \leq 1048575$ |  |  |  |
| Operation: | $k \rightarrow \mathrm{PC}<20: 1>$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: 1st word ( $k<7: 0>$ ) 2nd word(k<19:8>) | >) $\begin{aligned} & 1110 \\ & 1111\end{aligned}$ | $\begin{array}{c\|c} 1111 & \mathrm{k}_{7} \\ \mathrm{k}_{19} \mathrm{kkk} & \mathrm{~kb} \\ \hline \end{array}$ |  | kkkk ${ }_{0}$ $\mathrm{kkkk}_{8}$ |
| Description: | GOTO allows an unconditional branch anywhere within entire 2 M byte memory range. The 20-bit value ' $k$ ' is loaded into $\mathrm{PC}<20: 1>$. GOTO is always a two-cycle instruction. |  |  |  |
| Words: | 2 |  |  |  |
| Cycles: | 2 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read literal ${ }^{\prime} \mathrm{k} \ll 7: 0>,$ | $\begin{gathered} \text { No } \\ \text { operation } \end{gathered}$ |  | d literal 19:8>, to PC |
| No operation | No operation | No operation |  | No ration |

## Example:

GOTO THERE
After Instruction
PC = Address (THERE)

INCF
Syntax: [label] INCF f[,d [,a]]
Operands: $\quad 0 \leq f \leq 255$
$d \in[0,1]$
$a \in[0,1]$
Operation: $\quad$ (f) $+1 \rightarrow$ dest
Status Affected:
C,DC,N,OV,Z
Encoding:
Description:

| 0010 | loda | ffff | ffff |
| :---: | :---: | :---: | :---: |

The contents of register ' $f$ ' are incremented. If 'd' is 0 , the result is placed in WREG. If ' $d$ ' is 1 , the result is placed back in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value.

Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write to <br> destination |

Example: INCF CNT
Before Instruction

| CNT | $=0 \mathrm{FFh}$ |
| :--- | :--- | :--- |
| Z | $=0$ |
| C | $=?$ |
| DC | $=?$ |

After Instruction

| CNT | $=00 h$ |
| :--- | :--- | :--- |
| $Z$ | $=1$ |
| $C$ | $=1$ |
| DC | $=1$ |

INCFSZ
Syntax:
Operands:

Operation:

Status Affected:
Encoding:
Description:

Words: $\quad 1$
Cycles:
1(2)
Note: 3 cycles if skip and followed by a 2 -word instruction.
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | Write to <br> destination |

If skip:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |


| Example: | HERE <br> NZERO <br> ZERO <br> Zefore Instruction |
| ---: | :--- |
| PC | $=$ |
| PC |  |

$d \in[0,1]$
$a \in[0,1]$
(f) $+1 \rightarrow$ dest, skip if result $=0$
None

| 0011 | 11da | ffff | ffff |
| :--- | :--- | :--- | :--- |

The contents of register ' $f$ ' are incremented. If ' $d$ ' is 0 , the result is placed in WREG. If ' $d$ ' is 1 , the result is placed back in register ' f ' (default).
If the result is 0 , the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If ' $a$ ' is 1 , the Bank will be selected as per the BSR value.

Q Cycle Activity:

If skip:

INFSNZ
Syntax:
Operands:
Increment $\mathbf{f}$, skip if not $\mathbf{0}$
[label] INFSNZ f[,d [,a]]
Operands. $\quad 0 \leq f \leq 255$
$d \in[0,1]$
$a \in[0,1]$
Operation: (f) $+1 \rightarrow$ dest,
skip if result $\neq 0$
Status Affected: None
Encoding:
Description:

| 0100 | 10da | ffff | ffff |
| :---: | :---: | :---: | :---: |

The contents of register ' $f$ ' are incremented. If ' d ' is 0 , the result is placed in WREG. If ' d ' is 1 , the result is placed back in register ' f ' (default). If the result is not 0 , the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value.
Words: $\quad 1$
Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | Write to <br> destination |



If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

## $\begin{array}{lll}\text { Example: } & \begin{array}{c}\text { HERE } \\ \text { ZERO } \\ \text { NZERO }\end{array} & \text { INFSNZ }\end{array}$

Before Instruction

$$
\mathrm{PC}=\text { Address (HERE) }
$$

After Instruction

$$
\begin{array}{rl}
\text { REG } & = \\
\text { If REG } & \neq 1 \\
P C & 0 ; \\
\text { If REG } & = \\
\text { Address (NZERO) } \\
\text { PC } & =\text { Address (ZERO) }
\end{array}
$$

| IORLW | Inclusive OR literal with WREG |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [label] IORLW k |  |  |  |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |  |  |  |
| Operation: | (WREG) .OR. $\mathrm{k} \rightarrow$ WREG |  |  |  |
| Status Affected: | N,Z |  |  |  |
| Encoding: | 0000 | 1001 | kkkk | kkkk |
| Description: | The contents of WREG are OR'ed with the eight bit literal ' $k$ '. The result is placed in WREG. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read literal ' $k$ ' | ProcessData |  | Write to WREG |
| Example: | IORLW | 35 h |  |  |
| Before Instruction |  |  |  |  |
| WREG | 9Ah |  |  |  |
| N | ? |  |  |  |
| Z | ? |  |  |  |
| After Instruction |  |  |  |  |
| WREG | $=0 \mathrm{BFh}$ |  |  |  |
| N | $=1$ |  |  |  |
| Z | $=0$ |  |  |  |


| LFSR | Load FSR |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] LFSR f,k |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 2 \\ & 0 \leq k \leq 4095 \end{aligned}$ |  |  |  |
| Operation: | $\mathrm{k} \rightarrow$ FSRf |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1110 | $\begin{aligned} & 1110 \\ & 0000 \end{aligned}$ |  | $\mathrm{k}_{11} \mathrm{kkk}$ <br> kkkk |
| Description: | The 12-bit literal ' $k$ ' is loaded into the file select register pointed to by ' f '. |  |  |  |
| Words: | 2 |  |  |  |
| Cycles: | 2 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read literal 'k' MSB | Process Data |  | Write <br> ' ${ }^{\prime}$ 'MSB <br> FSRfH |
| Decode | $\begin{gathered} \text { Read literal } \\ \text { 'k' LSB } \\ \hline \end{gathered}$ | Process Data |  | literal ${ }^{\prime} k$ ' FSRfL |

## Example: LFSR FSR2, 3ABh

| After Instruction |  |  |
| :---: | :--- | :--- |
| FSR2H | $=03 \mathrm{~h}$ |  |
| FSR2L | $=0 \mathrm{ABh}$ |  |

MOVF Move f

| Syntax: | $[$ label $]$ MOVF $\mathrm{f}[, \mathrm{d}[, \mathrm{a}]]$ |
| :--- | :--- |
| Operands: | $0 \leq \mathrm{f} \leq 255$ |
|  | $\mathrm{~d} \in[0,1]$ |
|  | $\mathrm{a} \in[0,1]$ |
| Operation: | $\mathrm{f} \rightarrow$ dest |
| Status Affected: | $\mathrm{N}, \mathrm{Z}$ |
| Encoding: | 0101 |
|  | 00 da |

Description: The contents of register ' $f$ ' is moved to a destination dependent upon the status of ' $d$ '. If ' $d$ ' is 0 , the result is placed in WREG. If ' $d$ ' is 1 , the result is placed back in register ' $f$ ' (default). Location ' $f$ ' can be anywhere in the 256 byte Bank. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value.
Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Decode | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
|  | Read <br> register '' ' | Process <br> Data | Write <br> WREG |

Example: MOVF REG, W
Before Instruction

| REG | $=$ | 22 h |
| :--- | :--- | :--- |
| WREG | $=$ | $0 F F h$ |
| N | $=$ | $?$ |
| Z | $=$ | $?$ |


| After Instruction |  |  |
| :---: | :--- | :--- |
| REG | $=22 h$ |  |
| WREG | $=22 h$ |  |
| N | $=0$ |  |
| Z | $=0$ |  |

## PIC18C601/801

| MOVFF | Move f to f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [label] MOVFF $\mathrm{f}_{\mathrm{s}}, \mathrm{f}_{\mathrm{d}}$ |  |  |  |
| Operands: | $0 \leq f_{s} \leq 4095$ |  |  |  |
| Operation: | $\left(\mathrm{f}_{\mathrm{s}}\right) \rightarrow \mathrm{f}_{\mathrm{d}}$ |  |  |  |
| Status Affected: None |  |  |  |  |
| Encoding: 1st word (source) 2nd word (destin.) | 1100 | ffff ffff | ffff ffff | $\begin{aligned} & \mathrm{ffff}_{s} \\ & \mathrm{ffff}_{\mathrm{d}} \end{aligned}$ |
| Description: | The cont are move Location where in (000h to F nation 'fd' 000h to F Either sou WREG (a MOVFF is transferrin to a perip transmit bu The Movf the PCL, the destin | ts of to des sour <br> e 409 <br> Fh), <br> an als <br> Fh. <br> re or <br> useful <br> particu <br> a da <br> eral re <br> uffer o <br> instr <br> OSU, <br> ation r | urce re tion re <br> 'fs' can byte da locatio anyw <br> tinatio <br> ecial <br> y usef <br> memory <br> ter (su <br> I/O p <br> ion ca <br> SH or <br> ster. | register ' $\mathrm{f}_{\mathrm{s}}$ ' register 'fd'. n be anydata space ion of destiwhere from <br> ion can be situation). eful for ry location such as the port). <br> annot use or TOSL as |
| Words: 2 | 2 |  |  |  |
| Cycles: 2 (3) | 2 (3) |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read register ' f ' (src) | Process Data |  | No operation |
| Decode | No operation No dummy read | Nooperation |  | Write register ' f ' (dest) |
| Example: | MOVFF | REG1, REG2 |  |  |
| Before Instruction |  |  |  |  |
| REG1 | $=3$ | 33h |  |  |
| REG2 | $=11 \mathrm{~h}$ |  |  |  |
| REG1 <br> REG2 | $\begin{aligned} & =33 \mathrm{~h}, \\ & =\quad 33 \mathrm{~h} \end{aligned}$ |  |  |  |

MOVLB Move literal to low nibble in BSR
Syntax: [label] MOVLB k
Operands: $\quad 0 \leq k \leq 255$
Operation: $\quad k \rightarrow B S R$
Status Affected: None
Encoding:
Description:

| 0000 | 0001 | kkkk | kkkk |
| :--- | :--- | :--- | :--- |

Words:
The 8-bit literal ' $k$ ' is loaded into the Bank Select Register (BSR).

Cycles: $\quad 1$
Q Cycle Activity:

| D1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read literal <br> k' | Process <br> Data | Write <br> literal 'k' to <br> BSR |

Example: movLB 05 h
Before Instruction
BSR register $=02 \mathrm{~h}$
After Instruction
BSR register $=05 \mathrm{~h}$

Words: 2
2 (3)
Cycle Activity:


| MULLW | Multiply Literal with WREG |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] MULLW k |  |  |  |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |  |  |  |
| Operation: | (WREG) $\mathrm{x} \mathrm{k} \rightarrow$ PRODH:PRODL |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 0000 | 1101 | kkkk | k kkkk |
| Description: | An unsigned multiplication is carried out between the contents of WREG and the 8 -bit literal ' $k$ '. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. WREG is unchanged. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read literal ${ }^{\prime}$ |  |  | Write registers PRODH: PRODL |
| Example: | MULLW | C4h |  |  |
| Before Instru | ction |  |  |  |
| WREG | $=$ | 0E2h |  |  |
| PRODH | $=$ | ? |  |  |
| PRODL | $=$ | ? |  |  |
| After Instruction |  |  |  |  |
| WREG | $=$ | 0E2h |  |  |
| PRODH | $=$ | OADh |  |  |
| PRODL | $=$ |  |  |  |


| NEGF | Negate f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [label] NEGF f[,a] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $(\bar{f})+1 \rightarrow f$ |  |  |  |
| Status Affected: | N,OV, C, DC, Z |  |  |  |
| Encoding: | 0110 | 110a | ffff | ffff |
| Description: | Location ' $f$ ' is negated using two's complement. The result is placed in the data memory location ' $f$ '. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |

Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> Data | Write <br> register ' $f$ ' |

## Example:

NEGF REG

## Before Instruction

REG $=00111010$ [3Ah]
$\mathrm{N}=$ ?
$\mathrm{OV}=$ ?
$\mathrm{C}=$ ?
$D C=$ ?
$\mathrm{Z}=$ ?
After Instruction

| REG | $=$ | 1100 | 0110 [0C6h] |
| :--- | :--- | :--- | :--- |
| N | $=1$ |  |  |
| OV | $=$ | 0 |  |
| C | $=$ | 0 |  |
| DC | $=$ | 0 |  |
| Z | $=0$ |  |  |

REG $=11000110$ [0C6h]
$\mathrm{N}=1$
C $=0$
$\begin{array}{ll}\mathrm{Z} & =0\end{array}$

| NOP | No Operation |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] NOP |  |  |  |
| Operands: | None |  |  |  |
| Operation: | No operation |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 0000 | $\begin{aligned} & 0000 \\ & x \times x x \end{aligned}$ | $\begin{aligned} & 0000 \\ & \mathrm{xxxx} \end{aligned}$ | $\begin{aligned} & 0000 \\ & x x x x \end{aligned}$ |
| Description: | No operation. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 Q3 |  |  | Q4 |
| Decode | No operation | No operation |  | No operation |

## Example:

None.

| POP | Pop Top of Return Stack |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] POP |  |  |  |
| Operands: | None |  |  |  |
| Operation: | (TOS) $\rightarrow$ bit bucket |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 0000 | 0000 | 0000 | 0110 |
| Description: | The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. |  |  |  |
|  | This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | No operation | Pop TOS value |  | No operation |
| Example: | POP |  |  |  |
|  | Gото | NEW |  |  |
| Before Instruction |  |  |  |  |
| TOS |  | $=0031 \mathrm{~A} 2 \mathrm{~h}$ |  |  |
| Stack (1 level down) |  | $=014332 \mathrm{~h}$ |  |  |
| After Instruction |  |  |  |  |
| TOS |  | $=014332 \mathrm{~h}$ |  |  |
| PC |  | $=\mathrm{NEW}$ |  |  |


| PUSH | Push Top of Return Stack |  |  |
| :--- | :--- | :--- | :---: |
| Syntax: | $[$ label $] \quad$ PUSH |  |  |
| Operands: | None |  |  |
| Operation: | (PC+2) $\rightarrow$ TOS |  |  |
| Status Affected: | None |  |  |
| Encoding: | 0000 | 0000 |  |
|  | 0000 | 0101 |  |

Description: The PC+2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS, and then push it onto the return stack.
Words: 1
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Push PC+2 <br> onto return <br> stack | No <br> operation | No <br> operation |

## Example: PUSH

Before Instruction

| TOS | $=00345 \mathrm{Ah}$ |
| :--- | :--- |
| PC | $=000124 \mathrm{~h}$ |

After Instruction

| PC | $=000126 \mathrm{~h}$ |
| :--- | :--- |
| TOS | $=000126 \mathrm{~h}$ |
| Stack (1 level down) | $=00345 \mathrm{Ah}$ |


| RCALL | Relative Call |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] RCALL n |  |  |  |
| Operands: | $-1024 \leq \mathrm{n} \leq 1023$ |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{PC})+2 \rightarrow \mathrm{TOS}, \\ & (\mathrm{PC})+2+2 \mathrm{n} \rightarrow \mathrm{PC} \end{aligned}$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 1101 | 1 nnn | nnnn | n nnnn |
| Description: | Subroutine call with a jump up to 1 K from the current location. First, return address ( $\mathrm{PC}+2$ ) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC $+2+2 n$. This instruction is a two-cycle instruction. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 2 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read literal 'n' <br> Push PC to stack | Process Data |  | Write to PC |
| No operation | $\begin{gathered} \text { No } \\ \text { operation } \\ \hline \end{gathered}$ | No operation |  | No operation |
| Example: | HERE | RCALL Jump |  |  |
| Before Instruction |  |  |  |  |
| $\mathrm{PC}=$ | Address (HERE) |  |  |  |
| After Instruction |  |  |  |  |
| $\begin{aligned} & \mathrm{PC}= \\ & \text { TOS }= \end{aligned}$ | Address (Jump) |  |  |  |


| RESET | Reset |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] RESET |  |  |  |
| Operands: | None |  |  |  |
| Operation: | Reset all registers and flags that are affected by a MCLR Reset. |  |  |  |
| Status Affected: | All |  |  |  |
| Encoding: | 0000 | 0000 | 1111 | 1111 |
| Description: | This instruction provides a way to execute a MCLR Reset in software. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Start reset | $\begin{array}{r} \mathrm{N} \\ \text { oper } \\ \hline \end{array}$ |  | $\begin{gathered} \text { No } \\ \text { operation } \end{gathered}$ |

## Example: RESET

After Instruction

| Registers $=$ | Reset Value |
| :--- | :--- |
| Flags | $=$ Reset Value |

## PIC18C601/801



| RETURN | Return from Subroutine |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] RETURN [s] |  |  |  |
| Operands: | $s \in[0,1]$ |  |  |  |
| Operation: |  | C, $\text { 5) } \rightarrow \text { S }$ <br> BSR <br> PCLA | TUS, are | unchanged |
| Status Affected: | None |  |  |  |
| Encoding: | 0000 | 0000 | 0001 | 1 001s |
| Description: | Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If ' $s$ ' $=1$, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers, WREG, STATUS and BSR. If ' $s$ ' $=0$, no update of these registers occurs (default). |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 2 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | No operation | Process Data |  | Pop PC from stack |
| No operation | No operation | No operation |  | No operation |
| Example: | RETURN |  |  |  |
| After Call |  |  |  |  |
| PC | $=\mathrm{TOS}$ |  |  |  |
| RETURN FAST |  |  |  |  |
| Before Instruction |  |  |  |  |
| WRG | $=04 \mathrm{~h}$ |  |  |  |
| STATUS | $=00 \mathrm{~h}$ |  |  |  |
| BSR | $=00 \mathrm{~h}$ |  |  |  |
| After Instruction |  |  |  |  |
| WREG | $=04 \mathrm{~h}$ |  |  |  |
| STATUS | $=00 \mathrm{~h}$ |  |  |  |
| BSR | $=00 \mathrm{~h}$ |  |  |  |
| PC | $=\mathrm{TOS}$ |  |  |  |


| RLCF | Rotate Left fthrough Carry |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] RLCF f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{f}<\mathrm{n}>) \rightarrow \text { dest }<\mathrm{n}+1>, \\ & (\mathrm{f}<7>) \rightarrow \mathrm{C}, \\ & (\mathrm{C}) \rightarrow \text { dest }<0> \end{aligned}$ |  |  |  |
| Status Affected: | C,N,Z |  |  |  |
| Encoding: | 0011 | 01da | ffff | ffff |
| Description: | The contents of register ' $f$ ' are rotated one bit to the left through the Carry Flag. If ' $d$ ' is 0 the result is placed in WREG. If 'd' is 1 the result is stored back in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value. |  |  |  |

Words:

1

Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write to <br> destination |

## Example: RLCF REG, W

Before Instruction

| REG | $=$ | 1110 | 0110 |
| :--- | :--- | :--- | :--- |
| C | $=$ | 0 |  |
| N | $=$ | $?$ |  |
| Z | $=$ | $?$ |  |

After Instruction

| REG | $=$ | 1110 | 0110 |
| :--- | :--- | :--- | :--- |
| $W R E G$ | $=$ | 1100 | 1100 |
| C | $=$ | 1 |  |
| N | $=$ | 1 |  |
| Z | $=$ | 0 |  |


| RLNCF | Rotate Left f (no carry) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] RLNCF f [,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{f}<\mathrm{n}>) \rightarrow \text { dest }<\mathrm{n}+1>, \\ & (\mathrm{f}<7>) \rightarrow \text { dest }<0> \end{aligned}$ |  |  |  |
| Status Affected: | N,Z |  |  |  |
| Encoding: | 0100 | 01da | ffff | £ffff |
| Description: | The contents of register ' $f$ ' are rotated one bit to the left. If 'd' is 0 the result is placed in WREG. If ' $d$ ' is 1, the result is stored back in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the $B S R$ value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read register 'f' | Proces Data |  | Write to destination |
| Example: | RLNCF | REG |  |  |
| Before Instruction |  |  |  |  |
| REG | $=1010$ | 1011 |  |  |
| N | $=$ ? |  |  |  |
| Z | $=$ ? |  |  |  |
| After Instruction |  |  |  |  |
| REG | $=01010111$$=0$ |  |  |  |
| N |  |  |  |  |  |  |  |
|  |  |  |  |  |

RRCF $\quad$ Rotate Right $\mathbf{f}$ through Carry
Syntax: [label] RRCF f[,d [,a]]
Operands: $\quad 0 \leq f \leq 255$
$d \in[0,1]$
$a \in[0,1]$
Operation: $\quad(\mathrm{f}<\mathrm{n}>) \rightarrow$ dest $<\mathrm{n}-1>$, (f<0>) $\rightarrow \mathrm{C}$,
(C) $\rightarrow$ dest $<7>$

Status Affected: C,N,Z
Encoding:
Description:

| 0011 | 00da | ffff | ffff |
| :--- | :--- | :--- | :--- |

The contents of register ' $f$ ' are rotated one bit to the right through the Carry Flag. If ' $d$ ' is 0 , the result is placed in WREG. If ' $d$ ' is 1 , the result is placed back in register ' f ' (default). If ' $a$ ' is 0 , the Access Bank will be selected, overriding the $B S R$ value. If 'a' is 1 , the Bank will be selected as per the BSR value.


Words:

1

Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write to <br> destination |

## Example: RRCF REG, W

Before Instruction

| REG | $=$ | 1110 | 0110 |
| :--- | :--- | :--- | :--- |
| C | $=$ | 0 |  |
| N | $=$ | $?$ |  |
| Z | $=$ | $?$ |  |

After Instruction

| REG | $=$ | 1110 | 0110 |
| :--- | :--- | :--- | :--- |
| WREG | $=$ | 0111 | 0011 |
| C | $=$ | 0 |  |
| N | $=$ |  |  |
| Z | $=$ | 0 |  |


| RRNCF | Rotate Right f (no carry) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] RRNCF f[,d [,a]] |  |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{f}<\mathrm{n}>) \rightarrow \text { dest<n-1>, } \\ & (\mathrm{f}<0>) \rightarrow \text { dest }<7> \end{aligned}$ |  |  |  |  |
| Status Affected: | N,Z |  |  |  |  |
| Encoding: | 0100 | 00da | da |  | ffff |
| Description: | The contents of register ' f ' are rotated one bit to the right. If 'd' is 0 , the result is placed in WREG. If ' $d$ ' is 1, the result is placed back in regis ter ' $f$ ' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |  |
| Words: | 1 |  |  |  |  |
| Cycles: | 1 |  |  |  |  |
| Q Cycle Activity: |  |  |  |  |  |
| Decode | Read register ' f ' | Process Data |  |  | Write to estination |
| Example 1: | RRNCF | REG |  |  |  |
| Before Instruction |  |  |  |  |  |
| REG | $=1101$ | 0111 |  |  |  |
| N | $=$ ? |  |  |  |  |
| Z | $=$ ? |  |  |  |  |
| After Instruction |  |  |  |  |  |
| REG | $=1110$ | 1011 |  |  |  |
| N | $=1$ |  |  |  |  |
| Z | $=0$ |  |  |  |  |
| Example 2: | RRNCF | REG, 0, 0 |  |  |  |
| Before Instruction |  |  |  |  |  |
| WREG | $=$ ? | 0111 |  |  |  |
| REG | $=1101$ |  |  |  |  |
| N | $=$ ? |  |  |  |  |
| Z | $=$ ? |  |  |  |  |
| After Instruction |  |  |  |  |  |
| WREG | $=1110$ | 1011 |  |  |  |
| REG | $=1101$ | 0111 |  |  |  |
| N | $=0$$=$ |  |  |  |  |
| Z |  |  |  |  |  |  |  |  |  |

SETF
Syntax:
Set f

Operands: $\quad 0 \leq f \leq 255$
[label] SETF f[,a]
$a \in[0,1]$
Operation: $\quad$ FFh $\rightarrow f$
Status Affected: None
Encoding:
Description:

| 0110 | 100a | ffff | ffff |
| :---: | :---: | :---: | :---: |

The contents of the specified register are set to FFh. If 'a' is 0 , the Access Bank will be selected, overriding the $B S R$ value. If 'a' is 1 , the Bank will be selected as per the BSR value.
Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> Data | Write <br> register 'f' |

Example:

SETF

REG

Before Instruction

$$
\text { REG }=5 \mathrm{Ah}
$$

After Instruction
REG $=0$ FFh


| SUBFWB | Subtract f from WREG with borrow |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] SUBFWB f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | (WREG) - (f) - ( $\overline{\mathrm{C}}) \rightarrow$ dest |  |  |  |
| Status Affected: | N,OV, C, DC, Z |  |  |  |
| Encoding: | 0101 | 01da | ffff | ffff |
| Description: | Subtract register ' $f$ ' and carry flag (borrow) from WREG (2's complement method). If ' d ' is 0 , the result is stored in WREG. If 'd' is 1 , the result is stored in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 |  |  | Q4 |
| Decode | Read register ' f ' |  |  | Write to destination |



| SUBWF | Subtract WREG from f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] SUBWF f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | (f) $-($ WREG $) \rightarrow$ dest |  |  |  |
| Status Affected: | N,OV, C, DC, Z |  |  |  |
| Encoding: | 0101 | 11da | ffff | fitiff |
| Description: | Subtract WREG from register ' $f$ ' (2's complement method). If ' d ' is 0 , the result is stored in WREG. If 'd' is 1 , the result is stored back in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read register ' f ' | $\begin{gathered} \text { Proce } \\ \text { Dat } \end{gathered}$ |  | Write to destination |

## SUBWF (Cont.)

Example 1: SUBWF REG

Before Instruction

$$
\begin{array}{ll}
\text { REG } & =3 \\
\text { WREG } & =2 \\
\mathrm{C} & =?
\end{array}
$$

## After Instruction

| REG | $=1$ |  |
| :--- | :--- | :--- |
| WREG | $=2$ |  |
| $C$ | $=$ |  |
| $Z$ | $=$ |  |
| N | $=0$ |  |
| e result is positive |  |  |
|  |  | SUBWF |
| REG, $W$ |  |  |

Before Instruction

$$
\begin{array}{ll}
\text { REG } & =2 \\
\text { WREG } & =2 \\
\mathrm{C} & =?
\end{array}
$$

After Instruction

| REG | $=2$ |  |
| ---: | :--- | ---: |
| WREG | $=0$ |  |
| C | $=1 \quad ;$ result is zero |  |
| Z | $=1$ |  |
| N | $=0$ |  |
|  |  |  |
|  |  |  |
| SUBWF |  |  |
| REG |  |  |

Before Instruction

$$
\begin{array}{ll}
\text { REG } & =1 \\
\text { WREG } & =2 \\
\mathrm{C} & =?
\end{array}
$$

After Instruction

| REG | $=0$ OFF $;(2 ' s$ complement) |
| :--- | :--- |
| WREG | $=2 \quad ;$ result is negative |
| C | $=0$ |
| Z | $=0$ |
| N | $=1$ |


| SUBWFB | Subtract WREG from f with Borrow |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] SUBWFB f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | (f) - (WREG) - ( $\overline{\mathrm{C}}) \rightarrow$ dest |  |  |  |
| Status Affected: | N,OV, C, DC, Z |  |  |  |
| Encoding: | 0101 | 10da | ffff | ffff |
| Description: | Subtract WREG and the carry flag (borrow) from register 'f' (2's complement method). If ' $d$ ' is 0 , the result is stored in WREG. If 'd' is 1 , the result is stored back in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q |  | Q4 |
| Decode | Read register ' f ' | Proc Da |  | Write to destination |

## SUBWFB (Cont.)

Example 1: SUBWFB REG

Before Instruction

| REG | $=19 \mathrm{~h}$ | $(00011001)$ |
| :--- | :--- | :--- | :--- |
| WREG | $=0$ h | $(00001101)$ |
| $C$ | $=1$ |  |

After Instruction

| REG | 0Ch | (0000 1011) |
| :---: | :---: | :---: |
| WREG | 0Dh | (0000 1101) |
| C | $=1$ |  |
| Z | 0 |  |
| N | $=0$ | ; result is positive |

Example 2: $\quad$ SUBWFB REG, W
Before Instruction

| REG | $=1 \mathrm{Bh}$ | $(0001$ 1011) |  |
| :--- | :--- | :--- | :--- |
| WREG | $=1 \mathrm{Ah}$ | $(0001$ 1010 $)$ |  |
| $C$ | $=0$ |  |  |

After Instruction

| REG | $=1 \mathrm{Bh}$ | (0001 1011) |
| :--- | :--- | :--- | :--- |
| WREG | $=00 \mathrm{~h}$ |  |
| C | $=1$ |  |
| Z | $=1$ | ; result is zero |
| N | $=0$ |  |

Example 3: SUBWFB REG
Before Instruction

| REG | $=03 \mathrm{~h}$ | $(0000$ | $0011)$ |
| :--- | :--- | :--- | :--- | :--- |
| WREG | $=0 E h$ | $(0000$ | $1101)$ |
| C | $=1$ |  |  |

After Instruction

| REG | $=0 F 5 h$ | $(1111$ | $0100)[2 ' s ~ c o m p]$ |
| :--- | :--- | :--- | :--- |
| WREG | $=0 E h$ | $(0000$ 1101) |  |
| C | $=0$ |  |  |
| Z | $=0$ |  |  |
| N | $=1$ | result is negative |  |

## PIC18C601/801

| SWAPF | Swap nibbles in f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ labe/] SWAPF f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{f}<3: 0>) \rightarrow \text { dest }<7: 4>, \\ & (\mathrm{f}<7: 4>) \rightarrow \text { dest }<3: 0> \end{aligned}$ |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 0011 | 10da | ffff | f ffff |
| Description: | The upper and lower nibbles of register ' $f$ ' are exchanged. If ' $d$ ' is 0 , the result is placed in WREG. If ' $d$ ' is 1 , the result is placed in register ' $f$ ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Decode | Read register ' f ' | Process Data |  | Write to destination |
| Example: | SWAPF | REG |  |  |
| Before InstructionREG |  |  |  |  |
| REG | $=53 \mathrm{~h}$ |  |  |  |
| After Instruction |  |  |  |  |
| REG | $=35 \mathrm{~h}$ |  |  |  |


| Table Read |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: <br> Operands: | [ label] | TBLRD ( *; *+; *-; +*) |  |  |
|  | None |  |  |  |
| Operation: | if TBLRD *, <br> (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; <br> TBLPTR - No Change; <br> if TBLRD * ${ }^{\text {, }}$ <br> (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; <br> (TBLPTR) $+1 \rightarrow$ TBLPTR; <br> if TBLRD *-, <br> (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; <br> (TBLPTR) $-1 \rightarrow$ TBLPTR; <br> if TBLRD ${ }^{*}$, <br> (TBLPTR) $+1 \rightarrow$ TBLPTR; <br> (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; |  |  |  |
| Status Affected: Encoding: | None |  |  |  |
|  | 0000 | 0000 | 0000 | $\begin{array}{rl}10 \mathrm{nn} \\ \mathrm{nn}=0 & * \\ =1 & *\end{array}$ |
| Description: | This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. |  |  |  |
|  | The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 Mbyte address range. |  |  |  |
|  | TBLPTR[0] = 0: Least Significant Byte of Program Memory Word |  |  |  |
|  | TBLPTR[0] = 1 : |  | Most Significant Byte of Program Memory Word |  |
|  | The TBLRD instruction can modify the value of TBLPTR as follows: <br> - no change <br> - post-increment <br> - post-decrement <br> - pre-increment |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 2 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 | Q4 |  |
| Decode | No operation | No operation |  |  |
| $\begin{gathered} \text { No } \\ \text { operation } \end{gathered}$ | No operation (Read Program Memory) | No operation |  |  |

## TBLRD (Cont.)

| Example 1: TBLRD | *+ ; |  |
| :---: | :---: | :---: |
| Before Instruction |  |  |
| TABLAT | = | 55h |
| TBLPTR |  | 00A356h |
| MEMORY(00A356h) |  | 34h |
| After Instruction |  |  |
| TABLAT | $=$ | 34h |
| TBLPTR |  | 00A357h |
| Example 2: TBLRD | +* ; |  |
| Before Instruction |  |  |
| TABLAT | = | OAAh |
| TBLPTR | = | 01A357h |
| MEMORY(01A357h) | = | 12h |
| MEMORY(01A358h) | $=$ | 34h |
| After Instruction |  |  |
| TABLAT | = | 34h |
| TBLPTR | = | 01A358h |


| Table Write |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] | TBLWT ( ${ }^{\text {; }}$ +; *-; + ${ }^{*}$ ) |  |  |
| Operands: | None |  |  |  |
| Operation: | if TBLW <br> (TABLAT) <br> Holding <br> TBLPTR <br> if TBLW <br> (TABLAT) <br> Holding <br> (TBLPTR) <br> if TBLW <br> (TABLAT) <br> Holding <br> (TBLPTR) <br> if TBLW <br> (TBLPTR) <br> (TABLAT) <br> Holding | $\mathrm{T}^{*}$, <br> T) $\rightarrow$ Prog <br> Register; <br> R - No Cha <br> $T^{*}+$, <br> T) $\rightarrow$ Prog <br> Register; <br> R) $+1 \rightarrow T$ <br> T*-, <br> T) $\rightarrow$ Prog <br> Register; <br> R) $-1 \rightarrow$ TB <br> T+*, <br> R) $+1 \rightarrow$ TB <br> T) $\rightarrow$ Prog <br> Register; | Mem (TB <br> nge; <br> Mem (TB <br> BLPTR; <br> Mem (TB <br> BLPTR; <br> BLPTR; <br> Mem (TB | PTR) or PTR) or PTR) or PTR) or |
| Status Affected: None | None |  |  |  |
| Encoding: | 0000 | 0000 | 0000 | 11 nn  <br> $\mathrm{nn}=0$ $*$ <br> $=1$ $*+$ <br> $=2$ $*-$ <br> $=3$ $+*$ |
| Description: | This inst contents The TBL each byt TBLPTR The LSb byte of th access. | truction is of Progra PTR (a 21 te in the pro has a 2 MB of the TBL he program | used to $p$ m Memo -bit pointer gram m Byte add PTR sele memory | gram the (P.M.). points to mory. ss range. ts which ocation to |
|  | TBL | PTR[0] = 0 | $0:$ Least Byte of Memor | gnificant Program Word |
|  | TBLPTR[0] = 1:Most Significant Byte of Program Memory Word |  |  |  |
|  | The TBL value of <br> - no ch <br> - post-in <br> - post-d <br> - pre-in | WT instruc TBLPTR ange ncrement decrement crement | tion can as follow | odify the |
| Words: | 1 |  |  |  |
| Cycles: | 2 (many if long write is to on-chip EPROM program memory) |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 | Q4 |  |
| Decode | No operation | No operation |  |  |
| No operation | $\qquad$ | No operation |  | ration <br> Holding Memory) |

## TBLWT (Cont.)

| Example 1: $\quad$ TBLWT | $*+;$ |  |
| :--- | :--- | :--- |
| Before Instruction |  |  |
| TABLAT | $=$ | 55 h |
| TBLPTR | $=00 A 356 \mathrm{~h}$ |  |
| MEMORY(00A356h) | $=0 F F F h$ |  |

After Instructions (table write completion)

| TABLAT | $=55 \mathrm{~h}$ |  |
| :--- | :--- | :--- |
| TBLPTR | $=$ | 00 A 357 h |
| MEMORY(00A356h $)$ | $=55 \mathrm{~h}$ |  |
| 2: | TBLWT | $+* ;$ |

Before Instruction

| TABLAT | $=34 \mathrm{~h}$ |
| :--- | :--- |
| TBLPTR | $=01389 \mathrm{Ah}$ |
| MEMORY(01389Ah) | $=0 \mathrm{FFh}$ |
| MEMORY(01389Bh) | $=0 \mathrm{FFh}$ |

After Instruction (table write completion)

| TABLAT | $=34 \mathrm{~h}$ |
| :--- | :--- |
| TBLPTR | $=01389 \mathrm{Bh}$ |
| MEMORY(01389Ah) | $=0 \mathrm{FFh}$ |
| MEMORY $(01389 \mathrm{Bh})$ | $=34 \mathrm{~h}$ |


| TSTFSZ | Test f , skip if 0 |
| :---: | :---: |
| Syntax: | [ label] TSTFSZ f[,a] |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & a \in[0,1] \end{aligned}$ |
| Operation: | skip if $f=0$ |
| Status Affected: | None |
| Encoding: | 0110 $011 a$ ffff ffff |
| Description: | If ' $f$ ' $=0$, the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |
| Words: | 1 |
| Cycles: | 1(2) |
|  | Note: 3 cycles if skip and followed by a 2-word instruction |

Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' f | Process <br> Data | No <br> operation |

If skip:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

If skip and followed by 2-word instruction:

| Q1 | Q2 | Q3 |  |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |


| Example: |  | HERE | TSTFSZ |
| :--- | :--- | :--- | :--- |
|  | CNT |  |  |
|  | NZERO | $:$ |  |
|  | ZERO | $:$ |  |


| Before Instruction |  |  |
| :---: | :---: | :---: |
| PC | = | Address (HERE) |
| After Instruction |  |  |
| If CNT | = | 00h, |
| PC | = | Address (zERO) |
| If CNT | \# | 00h, |
| PC | = | Address (nZero) |

XORLW
Syntax:
Exclusive OR literal with WREG

Operands: $\quad 0 \leq k \leq 255$
Operation: (WREG).XOR. $\mathrm{k} \rightarrow$ WREG
Status Affected:
Encoding:
Description:
N,Z

| 0000 | 1010 | kkkk | kkkk |
| :--- | :--- | :--- | :--- |

The contents of WREG are XOR'ed with the 8-bit literal ' $k$ '. The result is placed in WREG.
Words: 1
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q4 |  |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> literal 'k' | Process <br> Data | Write to <br> WREG |

## Example: XORLW OAFh

Before Instruction

| WREG | $=0 \mathrm{~B} 5 \mathrm{~h}$ |
| :--- | :--- |
| N | $=?$ |
| Z | $=?$ |

After Instruction

| WREG | $=1 \mathrm{Ah}$ |
| :--- | :--- |
| N | $=0$ |
| Z | $=0$ |

## PIC18C601/801

| XORWF | Exclusive OR WREG with f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] XORWF f[,d [,a]] |  |  |  |
| Operands: | $\begin{aligned} & 0 \leq f \leq 255 \\ & d \in[0,1] \\ & a \in[0,1] \end{aligned}$ |  |  |  |
| Operation: | (WREG) .XOR. (f) $\rightarrow$ dest |  |  |  |
| Status Affected: | N,Z |  |  |  |
| Encoding: | 0001 | 10da | ffff | f ffff |
| Description: | Exclusive OR the contents of WREG with register ' $f$ '. If ' $d$ ' is 0 , the result is stored in WREG. If ' $d$ ' is 1 , the result is stored back in the register ' f ' (default). If 'a' is 0 , the Access Bank will be selected, overriding the BSR value. If 'a' is 1 , the Bank will be selected as per the BSR value. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 Q |  | Q4 |
| Decode | Read register ' f | Proce Data |  | Write to destination |
| Example: | XORWF | REG |  |  |
| Before Instruction |  |  |  |  |
| REG | $=0 \mathrm{AFh}$ |  |  |  |
| WREG | $=0 \mathrm{~B} 5 \mathrm{~h}$ |  |  |  |
| N | $=$ ? |  |  |  |
| Z | $=$ ? |  |  |  |
| After Instruction |  |  |  |  |
| REG | $=1 \mathrm{Ah}$ |  |  |  |
| WREG | $=0 \mathrm{~B} 5 \mathrm{~h}$ |  |  |  |
| N |  |  |  |  |
| Z |  |  |  |  |

### 21.0 DEVELOPMENT SUPPORT

The PICmicro ${ }^{\circledR}$ microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
- MPLAB ${ }^{\circledR}$ IDE Software
- Assemblers/Compilers/Linkers
- MPASM ${ }^{\text {M }}$ Assembler
- MPLAB C17 and MPLAB C18 C Compilers
- MPLINK ${ }^{\text {TM }}$ Object Linker/

MPLIB ${ }^{\text {M }}$ Object Librarian

- Simulators
- MPLAB SIM Software Simulator
- Emulators
- MPLAB ICE 2000 In-Circuit Emulator
- ICEPIC ${ }^{\text {™ }}$ In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD for PIC16F87X
- Device Programmers
- PRO MATE ${ }^{\circledR}$ II Universal Device Programmer
- PICSTART ${ }^{\circledR}$ Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
- PICDEM ${ }^{\text {™ }} 1$ Demonstration Board
- PICDEM 2 Demonstration Board
- PICDEM 3 Demonstration Board
- PICDEM 17 Demonstration Board
- KeELOQ ${ }^{\circledR}$ Demonstration Board


### 21.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8 -bit microcontroller market. The MPLAB IDE is a Windows ${ }^{\circledR}$-based application that contains:

- An interface to debugging tools
- simulator
- programmer (sold separately)
- emulator (sold separately)
- in-circuit debugger (sold separately)
- A full-featured editor
- A project manager
- Customizable toolbar and key mapping
- A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or ' $C$ ')
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
- source files
- absolute listing file
- machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the costeffective simulator to a full-featured emulator with minimal retraining.

### 21.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PICmicro MCU's.
The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel ${ }^{\circledR}$ standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.
The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.


### 21.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.
For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

### 21.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.
The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.
The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.


### 21.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.
The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

### 21.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.
The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.
The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft ${ }^{\oplus}$ Windows environment were chosen to best make these features available to you, the end user.

### 21.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

### 21.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PIC16F87X and can be used to develop for this and other PICmicro microcontrollers from the PIC16CXXX family. The MPLAB ICD utilizes the in-circuit debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming ${ }^{\text {TM }}$ protocol, offers costeffective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, singlestepping and setting break points. Running at full speed enables testing hardware in real-time.

### 21.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.
The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and Vdd max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PICmicro devices. It can also set code protection in this mode.

### 21.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.
The PICSTART Plus development programmer supports all PICmicro devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

### 21.11 PICDEM 1 Low Cost PICmicro Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

### 21.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the $I^{2} C^{T M}$ bus and separate headers for connection to an LCD module and a keypad.

### 21.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

### 21.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5 -inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

### 21.15 KeeLoq Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 21-1: DEVELOPMENT TOOLS FROM MICROCHIP


## PIC18C601/801

NOTES:

### 22.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings ${ }^{(\dagger)}$

Ambient temperature under bias. ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on any pin with respect to Vss (except Vdd, $\overline{M C L R}$, and RA4) ..... -0.3 V to (VDD +0.3 V )
Voltage on VdD with respect to Vss ..... -0.3 V to +7.5 V
Voltage on MCLR with respect to Vss (Note 2) ..... 0 V to +13.25 V
Voltage on RA4 with respect to Vss. ..... 0 V to +8.5 V
Total power dissipation (Note 1) ..... 1.0W
Maximum current out of Vss pin ..... 300 mA
Maximum current into VDD pin ..... 250 mA
Input clamp current, lIK (VI < 0 or $\mathrm{VI}>\mathrm{VDD}$ ) ..... $\pm 20 \mathrm{~mA}$
Output clamp current, Iok (Vo < 0 or Vo > VDd) ..... $\pm 20 \mathrm{~mA}$
Maximum output current sunk by any I/O pin. ..... 25 mA
Maximum output current sourced by any I/O pin ..... 25 mA
Maximum current sunk by all ports (combined) ..... 200 mA
Maximum current sourced by all ports (combined) ..... 200 mA
Note 1: Power dissipation is calculated as follows:
Pdis $=\mathrm{VDD} \times\left\{\mathrm{IDD}-\sum \mathrm{IOH}\right\}+\sum\{(\mathrm{VDD}-\mathrm{VOH}) \times \mathrm{IOH}\}+\sum(\mathrm{VOl} \times \mathrm{lOL})$

2: Voltage spikes below Vss at the $\overline{M C L R} / V P P$ pin, inducing currents greater than 80 mA , may cause latch-up. Thus, a series resistor of $50-100 \Omega$ should be used when applying a "low" level to the $\overline{\text { MCLR/VPP pin, rather }}$ than pulling this pin directly to Vss.

[^4]
## PIC18C601/801

FIGURE 22-1: PIC18C601/801 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)


FIGURE 22-2: PIC18C601/801 VOLTAGE-FREQUENCY GRAPH (EXTENDED)


Fmax $=(12.0 \mathrm{MHz} / \mathrm{V})($ VDDAPPMIN $-2.0 \mathrm{~V})+4 \mathrm{MHz}$ where VDDAPPMIN $\leq 3$
FMax $=(7.5 \mathrm{MHz} / \mathrm{V})($ VDDAPPMIN $-3.0 \mathrm{~V})+16 \mathrm{MHz}$ where VDDAPPmin $>3$
Note: VDDAPP is the minimum voltage of the $\mathrm{PICmicro}^{\circledR}$ device in the application.

### 22.1 DC Characteristics

| PIC18LC601/801 (Industrial) |  |  | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for industrial |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIC18C601/801 (Industrial, Extended) |  |  | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for extended |  |  |  |  |
| Param No. | Symbol | Characteristic/ Device | Min | Typ | Max | Units | Conditions |
| D001 | VDD | Supply Voltage |  |  |  |  |  |
|  |  | PIC18LC601/801 | 2.0 | - | 5.5 | V | $\rightarrow$ - |
| D001 |  | PIC18C601/801 | 4.2 | - | 5.5 | V | < |
| D002 | VDR | RAM Data Retention Voltage ${ }^{(1)}$ | 1.5 | - |  |  | $\gg$ |
| D003 | VPOR | Vdd Start Voltage to ensure internal Power-on Reset signal |  | S |  |  | See section on Power-on Reset for details |
| D004 | SvDD | Vdd Rise Rate to ensure internal Poweron Reset signal | $005$ |  |  | V/ms | See section on Power-on Reset for details |

Legend: Rows with industrial-extended data are shaded for improved readability.
Note 1: This is the limit to which VPDcan be lowered in SLEEP mode, or during a device RESET, without losing RAM data.
2: The supply curkent is matinly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD
$\overline{M C L R}=V D D ;$ WDT enabled/disabled as specified.
3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is neasured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
4: For RC osc option, current through REXT is not included. The current through the resistor can be estimated by the formula $\operatorname{lr}=$ VDD/2REXT $(\mathrm{mA})$ with REXT in kOhm.

## PIC18C601/801

### 22.1 DC Characteristics (Continued)

| PIC18LC601/801 (Industrial) |  |  | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for industrial |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIC18C601/801 (Industrial, Extended) |  |  | Standard Operating Conditions (unless otherwise stated) <br> Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for industrial <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for extendeg |  |  |  |  |
| Param No. | Symbol | Characteristic/ Device | Min | Typ | Max | Units | Conditions |
| D010 | IDD | Supply Current ${ }^{(2,4)}$ |  |  |  |  | RC osc option$F O S C=4 M H z, V D Q=2.5 \mathrm{~V}$ |
|  |  | PIC18LC601/801 | - | TBD | TBD | mA |  |
| D010 |  | PIC18C601/801 | - | TBD | TBD | ma | RCosccoptions <br> FOSC $=4 \mathrm{MHz}, \mathrm{VDD}=4.2 \mathrm{~V}$ |
| D010A |  | PIC18LC601/801 | - |  | TBE | 1 A | LP osc option <br> Fols $=32 \mathrm{kHz}, \mathrm{VDD}=2.5 \mathrm{~V}$ |
| D010A |  | PIC18C601/801 |  | GBD | 㕲 | $\mu \mathrm{A}$ | LP osc option FOSC $=32 \mathrm{kHz}, \mathrm{VDD}=4.2 \mathrm{~V}$ |
| D010C |  | PIC18LC601/80 |  | YBD |  | mA | EC osc option, FOSC $=25 \mathrm{MHz}$, VDD $=5.5 \mathrm{~V}$ |
| D010C |  | PIC186601/801 |  |  | 45 | mA | EC osc option, FOSC $=25 \mathrm{MHz}$, VDD $=5.5 \mathrm{~V}$ |
| D013 |  |  |  | — | $\begin{gathered} \text { TBD } \\ 50 \\ 50 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ | HS osc options $\begin{aligned} & \text { FOSC }=6 \mathrm{MHz}, \mathrm{VDD}=2.5 \mathrm{~V} \\ & \text { FOSC }=25 \mathrm{MHz}, \mathrm{VDD}=5.5 \mathrm{~V} \\ & \mathrm{HS}+\mathrm{PLL} \text { osc option } \\ & \text { FOSC }=10 \mathrm{MHz}, \mathrm{VDD}=5.5 \mathrm{~V} \end{aligned}$ |
| D013 |  | PIC18C601/801 |  | - | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | HS osc option FOSC $=25 \mathrm{MHz}$, VDD $=5.5 \mathrm{~V}$ HS + PLL osc option FOSC $=10 \mathrm{MHz}, \mathrm{VDD}=5.5 \mathrm{~V}$ |
| D014 |  | PIC18LC601/801 | - | - | $\begin{gathered} 48 \\ \text { TBD } \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { Timer1 osc option } \\ & \text { FOSC }=32 \mathrm{kHz}, \mathrm{VDD}=2.5 \mathrm{~V} \\ & \text { FOSC }=32 \mathrm{kHz}, \mathrm{VDD}=2.5 \mathrm{~V}, 25^{\circ} \mathrm{C} \end{aligned}$ |
| D014 |  | PIC18C601/801 | - | - | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { OSCB osc option } \\ & \text { FOSC }=32 \mathrm{kHz}, \mathrm{VDD}=4.2 \mathrm{~V} \\ & \text { FOSC }=32 \mathrm{kHz}, \mathrm{VDD}=4.2 \mathrm{~V}, 25^{\circ} \mathrm{C} \end{aligned}$ |

Legend: Rows with industrial-extended data are shaded for improved readability.
Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD
$\overline{\mathrm{MCLR}}=$ VDD; WDT enabled/disabled as specified.
3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
4: For RC osc option, current through REXT is not included. The current through the resistor can be estimated by the formula $\mathrm{Ir}=\mathrm{Vdd} / 2 R \operatorname{Ext}(\mathrm{~mA})$ with REXT in kOhm .

### 22.1 DC Characteristics (Continued)

| PIC18LC601/801 (Industrial) |  |  | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for industrial |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIC18C601/801 (Industrial, Extended) |  |  | Standard Operating Conditions (unless otherwise stated) <br> Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for extended |  |  |  |  |
| Param No. | Symbol | Characteristic/ Device | Min | Typ | Max | Units | Conditions |
| D020 | IPD | Power-down Current ${ }^{(3)}$ | $\begin{aligned} & \hline- \\ & \hline \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { TBD } \\ - \\ \hline \end{gathered}$ | $\begin{gathered} \hline 5 \\ 36 \\ \text { TBD } \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $\begin{aligned} & \text { VDD }=2.5 \mathrm{~V},-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{VDD}=5.5 \mathrm{Y},-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{VDD}=2.5 \mathrm{Y}, 25^{\circ} \mathrm{C} \end{aligned}$ |
| $\begin{aligned} & \text { D020 } \\ & \text { D020A } \\ & \text { D021B } \end{aligned}$ |  | PIC18C601/801 |  | TBD <br> - <br> TBD <br> - | $\begin{array}{\|c\|} \hline \text { TBQ } \\ 36 \\ \text { TBD } \\ \text { TBD } \\ 42 \end{array}$ | $\mu A$ $\mu A$ $\mu A$ $\mu A$ | $\begin{aligned} & \forall D D=4.2 \mathrm{~V},-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{YDD}=5.5 \mathrm{~V},-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{VDD}=4.2 \mathrm{~V}, 25^{\circ} \mathrm{C} \\ & \mathrm{VDD}=4.2 \mathrm{~V},-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \mathrm{VDD}=5.5 \mathrm{~V},-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |
| D022 | SIWDT | Module Differential Cu <br> PIC18LC801/60 Watchdog Timer |  | TBD 6.5 - - | $\begin{aligned} & 7 \\ & \hline \text { TBD } \\ & 12 \\ & \text { TBD } \\ & \text { TBD } \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $\begin{aligned} & \hline \mathrm{VDD}=2.5 \mathrm{~V} \\ & \mathrm{VDD}=3.0 \mathrm{~V} \\ & \mathrm{VDD}=5.5 \mathrm{~V} \\ & \mathrm{VDD}=2.5 \mathrm{~V}, 25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| D022 |  | P1C18C601/801 Watchdog Timer | - - | - | $\begin{aligned} & \hline \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $\begin{aligned} & \text { VDD }=5.5 \mathrm{~V},-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{VDD}=5.5 \mathrm{~V},-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \text { VDD }=4.2 \mathrm{~V}, 25^{\circ} \mathrm{C} \end{aligned}$ |
| D022B |  | PIC18LC801/601 Low Voltage Detect | - | - | $\begin{gathered} \hline 50 \\ \text { TBD } \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VDD}=2.5 \mathrm{~V} \\ & \mathrm{VDD}=2.5 \mathrm{~V}, 25^{\circ} \mathrm{C} \end{aligned}$ |
| D022B |  | PIC18C601/801 <br> Low Voltage Detect | - | — | $\begin{aligned} & \hline \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $\begin{aligned} & \text { VDD }=4.2 \mathrm{~V},-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{VDD}=4.2 \mathrm{~V},-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \text { VDD }=4.2 \mathrm{~V}, 25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| D025 | $\Delta \mathrm{IOSCB}$ | PIC18LC801/601 <br> Timer1 Oscillator | - | - | $\begin{gathered} \hline 3 \\ \text { TBD } \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{VDD}=2.5 \mathrm{~V} \\ & \mathrm{VDD}=2.5 \mathrm{~V}, 25^{\circ} \mathrm{C} \end{aligned}$ |
| D025 |  | PIC18C601/801 <br> Timer1 Oscillator | — | - | $\begin{aligned} & \hline \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $\begin{aligned} & \text { VDD }=4.2 \mathrm{~V},-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{VDD}=4.2 \mathrm{~V},-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \text { VDD }=4.2 \mathrm{~V}, 25^{\circ} \mathrm{C} \end{aligned}$ |

Legend: Rows with industrial-extended data are shaded for improved readability.
Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD $\overline{\mathrm{MCLR}}=$ VDD; WDT enabled/disabled as specified.
3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
4: For RC osc option, current through REXT is not included. The current through the resistor can be estimated by the formula $\operatorname{lr}=$ VDd/2REXT $(m A)$ with REXT in kOhm .

## PIC18C601/801

### 22.2 DC Characteristics: PIC18C801 (Industrial, Extended) <br> PIC18LC601/801 (Industrial)



Note 1: In RC oscillator option, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode.
2: The leakage current on the $\overline{M C L R}$ pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
3: Negative current is defined as current sourced by the pin.

### 22.2 DC Characteristics: PIC18C801 (Industrial, Extended) PIC18LC601/801 (Industrial) (Continued)



Note 1: In RC oscillator option, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode.
2: The leakage current on the $\overline{M C L R}$ pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
3: Negative current is defined as current sourced by the pin.

## PIC18C601/801

FIGURE 22-3: LOW-VOLTAGE DETECT CHARACTERISTICS


## TABLE 22-1: LOW VOLTAGE DETECT CHARACTERISTICS

|  |  |  | $\mathrm{Vcc}=2.0 \mathrm{~V}$ to 5.5 V <br> Commercial (C): TAMB $=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> Industrial (I): $\quad$ TAMB $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Characteristic |  | Symbol | Min | Typ $\dagger$ | Max | $\sqrt{\text { Units }}$ | Conditions |
| D420 | LVD Voltage on VDD Transition High to Low | LVV $=0001$ | VLVD | 2.0 | 2.06 | 2. 2 | $\nabla \mathrm{V}$ |  |
|  |  | LVV $=0010$ |  | 2.2 | $22^{2}$ | 2.34 | V |  |
|  |  | LVV $=0011$ |  | 2.4 | 2.47 | 2.54 | V |  |
|  |  | LVV $=0100$ |  | Q. 5 | 228 | 2.66 | V |  |
|  |  | LVV $=0101$ |  | 2.7 | 2.78 | 2.86 | V |  |
|  |  | LVV $=0110$ |  | 2.8 | 2.89 | 2.98 | V |  |
|  |  | LVV $=0111$ |  | 3.0 | 3.1 | 3.2 | V |  |
|  |  | LVV $=1000$ |  | 3.3 | 3.41 | 3.52 | V |  |
|  |  | LVV $=108012$ |  | 3.5 | 3.61 | 3.72 | V |  |
|  |  | LYY $=1010$ |  | 3.6 | 3.72 | 3.84 | V |  |
|  |  | LKP $=1041$ |  | 3.8 | 3.92 | 4.04 | V |  |
|  |  | LVV $=1100$ |  | 4.0 | 4.13 | 4.26 | V |  |
|  |  | LVV = 1101 |  | 4.2 | 4.33 | 4.46 | V |  |
|  |  | LVV $=1110$ |  | 4.5 | 4.64 | 4.78 | V |  |
| D421 | LVD Voltage Drift Temperature Coefficient |  | TCVout | - | 15 | 50 | ppm/ ${ }^{\circ} \mathrm{C}$ |  |
| D422 | Bandgap Voltage Drift with respect to Vdd Regulation |  | $\Delta \mathrm{VBG} /$ $\Delta V D D$ | - | - | 50 | $\mu \mathrm{V} / \mathrm{V}$ |  |
| D423 | Bandgap Reference Voltage Value |  | VBG | - | 1.22 |  | V |  |

Note: Production tested at TAMB $=25^{\circ} \mathrm{C}$. Specifications over temperature limits guaranteed by characterization.

### 22.3 AC (Timing) Characteristics

### 22.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

| 1. Tpp 2. Tpp |  | 3. Tcc:st <br> 4. Ts | ( ${ }^{2} \mathrm{C}$ specifications only) ( ${ }^{2} \mathrm{C}$ specifications only) |
| :---: | :---: | :---: | :---: |
| T |  |  |  |
| F | Frequency | T | Time |
| Lowercase letters (pp) and their meanings: |  |  |  |
| pp |  |  |  |
| cc | CCP1 | osc | OSC1 |
| ck | CLKO | rd | $\overline{R D}$ |
| cS | $\overline{\mathrm{CS}}$ | rw | $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ |
| di | SDI | sc | SCK |
| do | SDO | ss | $\overline{\text { SS }}$ |
| dt | Data-in | t0 | TOCKI |
| io | I/O port | t1 | T1CKI |
| mc | $\overline{\text { MCLR }}$ | wr | $\overline{W R}$ |

Uppercase letters and their meanings:

| S |  |  |  |
| :---: | :---: | :---: | :---: |
| F | Fall | P | Period |
| H | High | R | Rise |
| I | Invalid (Hi-impedance) | V | Valid |
| L | Low | Z | Hi-impedance |
| $\mathrm{I}^{2} \mathrm{C}$ only |  |  |  |
| AA | output access | High | High |
| BUF | Bus free | Low | Low |
| TCC:ST ( $1^{2} \mathrm{C}$ specifications only) |  |  |  |
| CC |  |  |  |
| HD | Hold | SU | Setup |
| ST |  |  |  |
| DAT | DATA input hold | STO | STOP condition |
| STA | START condition |  |  |

## PIC18C601/801

### 22.3.2 TIMING CONDITIONS

The temperature and voltages specified in Table 22-2 apply to all timing specifications, unless otherwise noted. Figure $22-4$ specifies the load conditions for the timing specifications.

TABLE 22-2: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

| AC CHARACTERISTICS | Standard Operating Conditions (unless otherwise stated) <br> Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for industrial <br>  <br>  <br>  <br>  <br>  <br> Operating voltage VDD range as described in DC spec Section 22.1. <br> LC parts operate for industrial temperatures only. |
| :--- | :--- |

FIGURE 22-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS
Load condition 1

### 22.3.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 22-5: EXTERNAL CLOCK TIMING


TABLE 22-3: EXTERNAL CLOCK TIMING REQUIREMENTS

| Param No. | Symbol | Characteristic | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Fosc | External CLKI Frequency (Note 1) | $\begin{gathered} \hline \mathrm{DC} \\ \mathrm{DC} \\ 4 \\ \mathrm{DC} \\ \mathrm{DC} \\ \hline \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} \hline 4 \\ 25 \\ 6.25 \\ 25 \\ 200 \end{gathered}$ |  |
|  |  | Oscillator Frequency (Note 1) | DC 4 4 5 | $E$ | $\begin{array}{r} 4 \\ 25 \\ 6.25 \\ 200 \end{array}$ | MHz MHz MHz kHz |
| 1 | Tosc | External CLKI Period (Note 1) | $\begin{gathered} 250 \\ 40 \\ 40 \\ 160 \\ 5 \end{gathered}$ | $I^{-1}$ | $\nabla$ | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mu \mathrm{~s} \end{aligned}$ |
|  |  | Oscillator Period (Note 1) | 250 40 160 5 | - | $\begin{gathered} - \\ 100 \\ 100 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mu \mathrm{~s} \end{aligned}$ |
| 2 | TCY | Instructión Cycle Time (Note 1) | 160 | TCY | DC | ns |
| 3 | $\begin{aligned} & \text { Tost, } \\ & \text { TosA } \end{aligned}$ | External Clackin (OSC1) High or Low Time | $\begin{gathered} 2.5 \\ 10 \end{gathered}$ | - | - | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \end{aligned}$ |
|  | $\begin{gathered} \text { Tosk. } \\ \text { TosF } \end{gathered}$ | External Clock in (OSC1) Rise or kahl Time | - | - | $\begin{gathered} 50 \\ 5 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

Note 1: Whstruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

TABLE 22-4: PLL CLOCK TIMING SPECIFICATION (VDD 7.2 V - 5.5V)

| $\begin{gathered} \text { Param } \\ \text { No. } \end{gathered}$ | Symbol | Characteristic |  | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | TPLL | PLL Start-up Time (Lock Time) | - | 2 | ms |  |
|  | SCLK | CLKOUT Stability (Jitter) | -2 | +2 | \% |  |

## PIC18C601/801

FIGURE 22-6: CLKOUT AND I/O TIMING


Note: Refer to Figure 22-4 for load conditions.

## TABLE 22-5: CLKOUT AND I/O TIMING REQUIREMENTS

| Param. No. | Symbol | Charact | eristic | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | TosH2ckL | OSC1 $\uparrow$ to CLKOUT $\downarrow$ |  | - | 75 | 200 | ns | (1) |
| 11 | TosH2ckH | OSC1 $\uparrow$ to CLKOUT $\uparrow$ |  | - | 75 | 2005 | ns | (1) |
| 12 | TckR | CLKOUT rise time |  | - | 35 | 100 | ns | (1) |
| 13 | TckF | CLKOUT fall time |  | - | 35 | 100 | ns | (1) |
| 14 | TckL2ioV | CLKOUT $\downarrow$ to Port out | ut valid | - | $\underline{L}$ | 0.5TCY + 20 | ns | (1) |
| 15 | TioV2ckH | Port in valid before C | LKOUT $\uparrow$ | $0.25 \mathrm{FGy}+25$ | I | - | ns | (1) |
| 16 | TckH2iol | Port in hold after CLKOUT $\uparrow$ |  | 0 | - | - | ns | (1) |
| 17 | TosH2ioV | OSC1 $\uparrow$ (Q1 cycle) to Port out valid $\rightarrow$ |  |  | 50 | 150 | ns |  |
| 18 | TosH2iol | OSC1 $\uparrow$ (Q2 cycle) to Port input invalid (I/O in hold time) | PIC18C601/801 | $\checkmark 100$ | - | - | ns |  |
| 18A |  |  | PFC18LCGO/8Or | $200$ | - | - | ns |  |
| 19 | TioV2osH | Port input valid to OSCł ( $1 / O$ in setup time) |  | 0 | - | - | ns |  |
| 20 | TioR | Port outputrise | PIC18C601/801 | - | 10 | 25 | ns |  |
| 20A |  | time | PIC18LC601/801 | - | - | 60 | ns |  |
| 21 | OF | Poxt output fall time | PIC18C601/801 | - | 10 | 25 | ns |  |
| 21A |  |  | PIC18LC601/801 | - | - | 60 | ns |  |
| $22+\begin{array}{r}\text { c }\end{array}$ | InvP | INT pin high or low time |  | TCY | - | - | ns |  |
| 23†† | TRBP | RB7:RB4 change INT high or low time |  | TCY | - | - | ns |  |

$\dagger \dagger$ These parameters are asynchronous events, not related to any internal clock edges.
Note 1: Measurements are taken in RC mode, where CLKO pin output is $4 \times$ Tosc.

FIGURE 22-7: PROGRAM MEMORY READ TIMING DIAGRAM


Operating Conditions: $2.0 \mathrm{~V}<\mathrm{Vcc}<5.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{TA}<125^{\circ} \mathrm{C}$, unless otherwise stated.
TABLE 22-6: CLKOUT AND I/O TIMING REQUIREMENTS

| Param No. | Symbol | Characteristics | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 150 | TadV2alL | Address out valid to ALE $\downarrow$ (address setup time) | 0.25TCY-10 | - | - | ns |
| 151 | Tall2adl | ALE $\downarrow$ to address out invalid (address hold time) | $5<$ | - | - | ns |
| 155 | TalL2oeL | ALE $\downarrow$ to $\overline{\mathrm{OE}} \downarrow$ | 12 | 0.125Tcy | - | ns |
| 160 | TadZ2oeL | AD high-Z to $\overline{\mathrm{OE}} \downarrow$ (bus release to $\overline{\mathrm{OE}}$ ) | $D>0$ | - | - | ns |
| 161 | ToeH2adD | $\overline{\mathrm{OE}} \uparrow$ to AD driven | 0.125TcY-5 | - | - | ns |
| 162 | TadV2oeH | LS data valid before $\overline{\mathrm{OE}} \uparrow$ (data seeverel tiner) | 20 | - | - | ns |
| 163 | ToeH2adl | $\overline{\mathrm{OE}} \uparrow$ to data in invalid (data hold (time) | 0 | - | - | ns |
| 164 | TalH2alL | ALE pulse width | - | TCY | - | ns |
| 165 | ToeL2oeH | $\overline{\mathrm{OE}}$ pulse wigtth $\triangle$ | 0.5TcY-5 | 0.5 Tcy | - | ns |
| 166 | TalH2alH | $A L E \uparrow$ to ALE $\uparrow$ (cycle time) | - | 0.25Tcy | - | ns |
| 167 | Tacc | Address valid to data valid | 0.75TcY-25 | - | - | ns |
| 168 | Toe | $\overline{\mathrm{OE}} \downarrow$ to data valid |  | - | 0.5Tcy-25 | ns |
| 169 | TalL2oeH | ALE $\downarrow$ to $\overline{\mathrm{OE}} \uparrow$ | 0.625TcY-10 | - | 0.625 TcY+10 | ns |
| 171 | TalH2csL | Chip select active to ALE $\downarrow$ | 0.25TCY-20 | - | - | ns |
| 171A | TubL2oeH | AD valid to chip select active | - | - | 10 | ns |

## PIC18C601/801

FIGURE 22-8: 8-BIT PROGRAM MEMORY FETCH TIMING DIAGRAM


Operating Conditions: $2.0 \mathrm{~V}<\mathrm{Vcc}<5.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{TA}<125^{\circ} \mathrm{C}$, Fosc $\max =25 \mathrm{MHz}$, unless otherwise stated.
TABLE 22-7: 8-BIT PROGRAM MEMORY FETCH TIMING REQUIREMENTS


FIGURE 22-9: PROGRAM MEMORY WRITE TIMING DIAGRAM


Operating Conditions: $2.0 \mathrm{~V}<\mathrm{Vcc}<5.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{TA}<125^{\circ} \mathrm{C}$ unless otherwise stated.
TABLE 22-8: PROGRAM MEMORY WRITE TIMING REQUIREMENTS

| Param No. | Symbol | Characteristics | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 150 | TadV2alL | Address out valid to ALE $\downarrow$ (address setup time) | Q. $255 \mathrm{~T} \times-10$ | - | - | ns |
| 151 | TalL2adl | ALE $\downarrow$ to address out invalid (address hold time | 5 | - | - | ns |
| 153 | TwrH2adl | WRn $\uparrow$ to data out invalid (data hold timg ${ }^{\text {a }}$ | 5 | - | - | ns |
| 154 | TwrL | WRn pulse width | 0.5TcY-5 | 0.5Tcy | - | ns |
| 156 | TadV2wrH | Data valid before WR万 (data setup time) | 0.5TcY-10 | - | - | ns |
| 157 | TbsV2wrL | Byte select vatid Defore WRn $\downarrow$ (byte select setup time) | 0.25TcY | - | - | ns |
| 157A | TwrH2bsI | WRn $\uparrow$ to byte select invalid (byte select hold time) | 0.125TCY-5 | - | - | ns |
| 166 | TalH2alH | ALE $\uparrow$ to ALE $\uparrow$ (cycle time) | - | 0.25Tcy | - | ns |
| 36 | TIVRST | Time for Internal Reference Voltage to become stable | - | 20 | 50 | $\mu \mathrm{s}$ |

## PIC18C601/801

FIGURE 22-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING


TABLE 22-9: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

| Param. No. | Symbol | Characteristic | Min |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 30 | TmcL | $\overline{\text { MCLR Pulse Width (low) }}$ | 2 | 5 | - | $\mu \mathrm{S}$ |  |
| 31 | TWDT | Watchdog Timer Time-out Period (No Prescaler) |  | 18 | 33 | ms |  |
| 32 | Tost | Oscillation Start-up Timef Peridas | - | - | 1024Tosc | - | Tosc = OSC1 period |
| 33 | TPWRT | Power up Timer Period 5 | 28 | 72 | 132 | ms |  |
| 34 | TIOZ | I/O Hi-Impedance $P$ Pom $M$ MCLR Low or Watchdog Timer Reset | - | 2 | - | $\mu \mathrm{S}$ |  |

FIGURE 22-11: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS


TABLE 22-10: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

| Param No. | Symbol | Characteristic |  |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 40 | TtOH | T0CKI High Pulse Width |  | No Prescaler | 0.5 TCY + 20 | - | ns |  |
|  |  |  |  | With Prescaler | 10 | - | ns |  |
| 41 | TtOL | TOCKI Low Pulse Width |  | No Prescaler | 0.5 TCY + 20 | - |  |  |
|  |  |  |  | With Prescaler | 10 |  | ns | - |
| 42 | TtOP | TOCKI Period |  | No Prescaler | TCY + 10 | - | ns |  |
|  |  |  |  | With Prescaler | $\begin{gathered} \text { Greater of: } \\ 20 \mathrm{~ns} \text { or Jcy }+40 \\ \mathrm{~N} \end{gathered}$ |  | $v^{n s}$ | $\mathrm{N}=$ prescale value $(1,2,4, \ldots, 256)$ |
| 45 | Tt1H | $\begin{array}{\|l} \hline \text { T1CKI } \\ \text { High } \\ \text { Time } \end{array}$ | Synchronous, no prescaler |  | 0.5TEY + 20 | - | ns |  |
|  |  |  | Synchronous, with prescaler | PIC18C601/801 | 179 | - | ns |  |
|  |  |  |  | PIC18LC601/801 | - 25 | - | ns |  |
|  |  |  | Asynchronous | PIC18C6014801 | $\checkmark 30$ | - | ns |  |
|  |  |  |  | PLC18LC6ON/801 | 150 | - | ns |  |
| 46 | Tt1L | T1CKI Low <br> Time | Synchronous, noprescaler |  | $0.5 \mathrm{TCY}+5$ | - | ns |  |
|  |  |  | Synchroneus, with prescaler Asynchronous | Pi\&18C60才/801 | 10 | - | ns |  |
|  |  |  |  | PrCt8LC601/801 | 25 | - | ns |  |
|  |  |  |  | PIC18C601/801 | 30 | - | ns |  |
|  |  |  |  | PIC18LC601/801 | TBD | TBD | ns |  |
| 47 |  |  | Synchronous |  | Greater of: <br> 20 ns or $\frac{\mathrm{TCY}+40}{\mathrm{~N}}$ | - | ns | $\begin{aligned} & \mathrm{N}=\text { prescale value } \\ & (1,2,4,8) \end{aligned}$ |
|  |  |  | Asynchronous |  | 60 | - | ns |  |
|  | Ftl | T1CKI oscillator input frequency range |  |  | DC | 50 | kHz |  |
| 48 | TくKe2tmrl | Delay from external T1CKI clock edge to timer increment |  |  | 2Tosc | 7Tosc | - |  |

## PIC18C601/801

FIGURE 22-12: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)


Note: Refer to Figure 22-4 for load conditions.

TABLE 22-11: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

| Param. No. | Symbol | Characteristic |  |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 50 | TccL | CCPx input low time | No Prescaler |  | 0.5Tcy + 20 | - | ns |  |
|  |  |  | With Prescaler | PIC18C601/801 | 10 | - | ns |  |
|  |  |  |  | PIC18LC601/801 | D 20 | - | ns |  |
| 51 | TccH | CCPxinputhigh time | No Prescaler |  | Drstcy + 20 | - | ns |  |
|  |  |  | With Prescaler | PIC18C601 801 | 10 | - | ns |  |
|  |  |  |  | PTC BLCC6017801 | 20 | - | ns |  |
| 52 | TccP | CCPx input period |  |  | $\frac{3 T C Y+40}{N}$ | - | ns | $\mathrm{N}=$ prescale value (1, 4 or 16) |
| 53 | TccR | CCPx output fatt fime (D) 5 |  | PIC18C601/801 | - | 25 | ns |  |
|  |  |  |  | PIC18LC601/801 | - | 45 | ns |  |
| 54 | TccF | CCPx output fall time |  | PIC18C601/801 | - | 25 | ns |  |
|  |  |  |  | PIC18LC601/801 | - | 45 | ns |  |

FIGURE 22-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)


Note: Refer to Figure 22-4 for load conditions.

TABLE 22-12: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE =0)

| Param. No. | Symbol | Characteristic |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 70 | TssL2scH, TssL2scL | $\overline{\mathrm{SS}} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input |  | TcY |  | ns |  |
| 71 | TscH | SCK input high time (Slave mode) | Continuous | $1.25 \mathrm{TCY}+30$ |  | ns |  |
| 71A |  |  | Single Byte | 40 | - | ns | (Note 1) |
| 72 | TscL | SCK input low time (Slave mode) | Continuous | 1.25Tc) +30 |  | ns |  |
| 72A |  |  | Single Byte | 140 | $\geq$ | ns | (Note 1) |
| 73 | TdiV2scH, TdiV2scL | Setup time of SDI data input to SCK edge |  |  | - | ns |  |
| 73A | Тв2в | Last clock edge of Byte1 to the 1st clock edde of Byte2 |  | 1.5Tcy + 40 | - | ns | (Note 2) |
| 74 | TscH2diL, TscL2diL | Hold time of SD data inpyt to SCK edge |  | 100 | - | ns |  |
| 75 | TdoR | SDO data output yise time $\frac{\text { PPIC18C601/801 }}{\text { PIC18LC601/801 }}$ |  | - | 25 | ns |  |
|  |  |  |  | - | 45 | ns |  |
| 76 | TdoF | SBO data dutput fall time |  | - | 25 | ns |  |
| 78 |  | lsCK Output rise time (Naster mode) | PIC18C601/801 | - | 25 | ns |  |
|  |  |  | PIC18LC601/801 | - | 45 | ns |  |
| 79 |  | SCK output fall time (Master mode) |  | - | 25 | ns |  |
| 80 |  | SDO data output valid after SCK edge | PIC18C601/801 | - | 50 | ns |  |
|  | TschiddoV, TscL\&edoV |  | PIC18LC601/801 | - | 100 | ns |  |

Note 1: Requires the use of parameter \# 73A.
2: Only if parameter \#s 71A and 72A are used.

## PIC18C601/801

FIGURE 22-14: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)


Note: Refer to Figure 22-4 for load conditions.

TABLE 22-13: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

| Param. No. | Symbol | Characteristic |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 71 | Tsch | SCK input high time (Slave mode) | Continuous | 1.25 TCY + 30 | - | -ns |  |
| 71A |  |  | Single Byte | 40 |  | ns | (Note 1) |
| 72 | TscL | SCK input low time (Slave mode) | Continuous | $1.25 \mathrm{TCY}+30$ |  | ns | $\checkmark$ |
| 72 A |  |  | Single Byte | 40 |  | ns | (Note 1) |
| 73 | TdiV2sch, TdiV2scL | Setup time of SDI data input to SCK edge |  | $S^{100} \Delta$ | $7$ | ns |  |
| 73A | Тв2в | Last clock edge of Byte1 to the 1st clock edge of Byte2 |  |  | - | ns | (Note 2) |
| 74 | TscH2diL, TscL2diL | Hold time of SDI data input to SCK edge |  | $\sqrt{100}$ | - | ns |  |
| 75 | TdoR |  |  | - | 25 | ns |  |
| 76 | TdoF | SDO data oythput fall time |  | - | 25 | ns |  |
| 78 | TscR | SCK output rise time Ple18C601/801(Master mode) |  | - | 25 | ns |  |
| 79 | TscF | SCK) ${ }^{\text {a }}$ tput fall time (Master mode) |  | - | 25 | ns |  |
| 80 | $\begin{aligned} & \text { TscH2doX } \\ & \text { TscLZdoy } \\ & \hline \end{aligned}$ | SDO data output valid after SCK edge | PIC18C601/801 | - | 50 | ns |  |
|  |  |  | PIC18LC601/801 | - | 100 | ns |  |
| 81 | TdoV2sch, TdoV2scl | SDOdata output setup to SCK edge |  | Tcy | - | ns |  |

Note 1: Requires the use of parameter \# 73A.
2: Only if parameter \#s 71A and 72A are used.

FIGURE 22-15: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)


TABLE 22-14: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0))

| Param No. | Symbol | Characteristic |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 70 | $\begin{aligned} & \text { TssL2scH, } \\ & \text { TssL2scL } \end{aligned}$ | $\overline{\text { SS }} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input |  | Tcy | - | ${ }^{\text {ns }}$ | $\square$ |
| 71 | TscH | SCK input high time (Slave mode) | Continuous | $1.25 \mathrm{TCY}+30$ |  | ns |  |
| 71A |  |  | Single Byte | 40 |  | ns | (Note-1) |
| 72 | TscL | SCK input low time (Slave mode) | Continuous | 1.25TCY +30 |  | -ns |  |
| 72A |  |  | Single Byte | 40 N |  | $\mathrm{ns}^{-}$ | (Note 1) |
| 73 | TdiV2scH, TdiV2scL | Setup time of SDI data input to SCK edge |  |  | $\bigcirc$ | ns |  |
| 73A | Тв2в | Last clock edge of Byte1 to the 1st clock edge of Byte2 |  | 1.5 Tc $x+40$ | - | ns | (Note 2) |
| 74 | TscH2diL, TscL2diL | Hold time of SDI data input to SCK edge 100 |  |  | - | ns |  |
| 75 | TdoR | SDO data output rise time $\begin{aligned} & \text { R1C18CGON801 } \\ & \text { RIC18LC601/801 }\end{aligned}$ |  |  | 25 | ns |  |
| 76 | TdoF | SDO data output falltime $V$ |  | - | 25 | ns |  |
| 77 | TssH2doZ | $\overline{\mathrm{SS}} \uparrow$ to SDO output hi-impedance |  | 10 | 50 | ns |  |
| 78 | TscR | sekputput rise time (Master mode) | PIC18C601/801 | - | 25 | ns |  |
|  |  |  | PIC18LC601/801 |  | 45 | ns |  |
| 79 | TseF | sck output fall time (Master mode) |  | - | 25 | ns |  |
| 80 | TseH2doy, Tscle2dov | SDQ data output valid after SCK edge | PIC18C601/801 | - | 50 | ns |  |
|  |  |  | PIC18LC601/801 |  | 100 | ns |  |
| 83 | TscA2ssiH, TscL2ssH | $\overline{\mathrm{SS}} \uparrow$ after SCK edge |  | $1.5 \mathrm{TCY}+40$ | - | ns |  |

Note 1: Requires the use of parameter \# 73A.
2: Only if parameter \#s 71A and 72A are used.

## PIC18C601/801

FIGURE 22-16: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)


TABLE 22-15: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

| Param No. | Symbol | Characteristic |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 70 | TssL2scH, TssL2scL | $\overline{\mathrm{SS}} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input |  | Tcy | - | ns |  |
| 71 | TscH | SCK input high time (Slave mode) | Continuous | $1.25 \mathrm{TcY}+30$ | - | ns |  |
| 71A |  |  | Single Byte | 40 | - | ns | (Note 1) |
| 72 | TscL | SCK input low time (Slave mode) | Continuous | $1.25 \mathrm{TCY}+30$ | - | ns |  |
| 72A |  |  | Single Byte | 40 | - | ns | (Note 1) |
| 73A | Тв2в | Last clock edge of Byte1 to the 1st clock edge of Byte2 |  | T, $5 T \mathrm{CY}+40$ | - | ns | (Note 2) |
| 74 | TscH2diL, TscL2diL | Hold time of SDI data input to SCK edge |  |  | - | ns |  |
| 75 | TdoR | SDO data output rise time | PIC18C6211 607 | , | 25 | ns |  |
|  |  |  | RIC18LC601/801 | - | 45 | ns |  |
| 76 | TdoF | SDO data output fall time |  | - | 25 | ns |  |
| 77 | TssH2doZ | $\overline{\mathrm{SS}} \uparrow$ to SDO output hi-impedance |  | 10 | 50 | ns |  |
| 78 | TscR | SCK output rise time (Master mode) | PIC18C601/801 | - | 25 | ns |  |
|  |  |  | PIC18LC601/801 | - | 45 | ns |  |
| 79 | TscF | SCK output fall time (Master mode) |  | - | 25 | ns |  |
| 80 | TscH2doV, TscL2doV | SDO data qutput valid after SCK edge | PIC18C601/801 | - | 50 | ns |  |
|  |  |  | PIC18LC601/801 | - | 100 | ns |  |
| 82 | TssL2doV | SDO data output valid after $\overline{\mathrm{SS}} \downarrow$ edge | PIC18C601/801 | - | 50 | ns |  |
|  |  |  | PIC18LC601/901 | - | 100 | ns |  |
| 83 | TscH2ssH, TscL2ssH | $\overline{\mathrm{SS}} \uparrow$ after SCK edge |  | $1.5 \mathrm{TCY}+40$ | - | ns |  |

Note 1: Requires the use of parameter \# 73A.
2: Only if parameter \#s 71A and 72A are used.

FIGURE 22-17: $\quad{ }^{2}$ ² BUS START/STOP BITS TIMING


Note: Refer to Figure 22-4 for load conditions.

TABLE 22-16: $I^{2} \mathrm{C}$ BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

| Param. No. | Symbol | Characteristic |  | Min | manax | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | TSU:STA | START condition Setup time | 100 kHz mode | $4700-$ | - | ns | Only relevant for Repeated START condition |
|  |  |  | 400 kHz mode | -600 | - |  |  |
| 91 | THD:STA | START condition Hold time | 100 kHz modie | 4000 | - | ns | After this period, the first clock pulse is generated |
|  |  |  | 400 kHz mode | 600 | - |  |  |
| 92 | Tsu:sto | STOP conditionSetup time100 kHzz mode |  | 4700 | - | ns |  |
|  |  |  |  | 600 | - |  |  |
| 93 | THD:Sto | STOP condition Hold time | 100 kHz mode | 4000 | - | ns |  |
|  |  |  | 400 kHz mode | 600 | - |  |  |

FIGURE 22-18: $\quad I^{2} C$ BUS DATA TIMING


## PIC18C601/801

TABLE 22-17: $I^{2} \mathrm{C}$ BUS DATA REQUIREMENTS (SLAVE MODE)


Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns ) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
2: A fast mode $I^{2} \mathrm{C}$ bus device can be used in a standard mode $I^{2} \mathrm{C}$ bus system, but the requirement tsu;DAT $\geq 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. Before the SCL line is released, TR max. + tsu;DAT $=1000+250=1250 \mathrm{~ns}$ (according to the standard mode $\mathrm{I}^{2} \mathrm{C}$ bus specification).

FIGURE 22-19: MASTER SSP I²C BUS START/STOP BITS TIMING WAVEFORMS


Note: Refer to Figure 22-4 for load conditions.

TABLE 22-18: MASTER SSP I²C BUS START/STOP BITS REQUIREMENTS

| Param. No. | Symbol | Characteristic |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | Tsu:STA | START condition Setup time | 100 kHz mode | 2(Tosc)(BRG + 1) | - | ns | Only relevant for Repeated START condition |
|  |  |  | 400 kHz mode | 2(Tosc)(BRG + 1) | - |  |  |
|  |  |  | 1 MHz mode ${ }^{(1)}$ | 2(Tosc)(BRG ${ }^{+1}$ 1) |  |  |  |
| 91 | THD:STA | START condition Hold time | 100 kHz mode | 2 (Tosc) (BRG +1 ) | - | ns | After this period, the first clock pulse is generated |
|  |  |  | 400 kHz mode | $2(\mathrm{OSC})(\mathrm{BRG}+1)$ | - |  |  |
|  |  |  | 1 MHz moded ${ }^{(1)}$ | 2(rosc)(BRG + 1) | - |  |  |
| 92 | Tsu:STo | STOP condition Setup time | $100 \mathrm{k} / \mathrm{z}$ moder | $2(\mathrm{Tosc})(\mathrm{BRG}+1)$ | - | ns |  |
|  |  |  | 409 kHz -node | 2(Tosc)(BRG + 1) | - |  |  |
|  |  |  | $\text { INHz mode }{ }^{(1)}$ | 2(Tosc)(BRG + 1) | - |  |  |
| 93 | THD:Sto | STOP sondition Hold time | 100 kHz mode | 2(Tosc)(BRG + 1) | - | ns |  |
|  |  |  | 400 kHz mode | 2(Tosc)(BRG + 1) | - |  |  |
|  |  |  | 1 MHz mode ${ }^{\mathbf{( 1 )}}$ | $2(\mathrm{Tosc})(\mathrm{BRG}+1)$ | - |  |  |

Note 1: Maximum pin capacitance $=10 \mathrm{pF}$ for all $\mathrm{I}^{2} \mathrm{C}$ pins.

FIGURE 22-20: MASTER SSP ${ }^{2}$ ² C BUS DATA TIMING


## PIC18C601/801

TABLE 22-19: MASTER SSP ${ }^{2}$ ²C BUS DATA REQUIREMENTS

| Param No. | Symbol | Characteristic |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | THIGH | Clock high time | 100 kHz mode | 2(Tosc)(BRG + 1) | - | ms |  |
|  |  |  | 400 kHz mode | 2(Tosc)(BRG + 1) | - | ms |  |
|  |  |  | 1 MHz mode ${ }^{(1)}$ | 2(Tosc)(BRG + 1) | - | ms |  |
| 101 | TLOW | Clock low time | 100 kHz mode | 2(Tosc)(BRG + 1) | - | ms |  |
|  |  |  | 400 kHz mode | 2(Tosc)(BRG + 1) | - | ms |  |
|  |  |  | 1 MHz mode ${ }^{(1)}$ | $2(\mathrm{Tosc})(\mathrm{BRG}+1)$ | - | ms | $\rightarrow$ - |
| 102 | TR | SDA and SCL rise time | 100 kHz mode | - | 1000 | ns | Cb is specified to be from 10 to 400 pF |
|  |  |  | 400 kHz mode | $20+0.1 \mathrm{Cb}$ | 300 | ns |  |
|  |  |  | 1 MHz mode $^{(1)}$ | - | 300 | ns |  |
| 103 | TF | SDA and SCL fall time | 100 kHz mode | - | 300 | ns | Cb is specified to be from 10 to 400 pF |
|  |  |  | 400 kHz mode | $20+0.166$ | 300 | ps |  |
|  |  |  | $1 \mathrm{MHz} \mathrm{mode}{ }^{(1)}$ | $\triangle \mathrm{N}$ | +od | hs |  |
| 90 | Tsu:STA | START condition setup time | 100 kHz mode | $2($ ҒOSG)(BRG + 1) | $\triangle$ | ms | Only relevant for Repeated START condition |
|  |  |  | 400 kHz mode | $2($ tosc) $(B R G+1)$ | - | ms |  |
|  |  |  | 1 MHz mede ${ }^{(7)}$ | 2(Tosc) (BRG-1) | - | ms |  |
| 91 | THD:STA | START condition hold time | 100 kHz noode | $2($ POSC) (BRG + 1) | - | ms | After this period, the first clock pulse is generated |
|  |  |  | 400 kHz mode | 2 (rosc)(BRG + 1) | - | ms |  |
|  |  |  | 1 MlHz mode ${ }^{\text {(c) }}$ | 2(Tosc)(BRG + 1) | - | ms |  |
| 106 | ThD:DAT |  |  | 0 | - | ns | (Note 2) |
|  |  |  |  | 0 | 0.9 | ms |  |
|  |  |  |  | TBD | - | ns |  |
| 107 |  | Data input seturp time夕 | 100 kHz mode | 250 | - | ns |  |
|  |  |  | 400 kHz mode | 100 | - | ns |  |
|  |  |  | 1 MHz mode ${ }^{(1)}$ | TBD | - | ns |  |
| 92 | TSu:STO | STOP condition setup time | 100 kHz mode | 2(Tosc)(BRG + 1) | - | ms |  |
|  |  |  | 400 kHz mode | 2(Tosc)(BRG + 1) | - | ms |  |
|  |  |  | 1 MHz mode ${ }^{(1)}$ | 2(Tosc)(BRG + 1) | - | ms |  |
| 109 | TAA | Output valid from clock | 100 kHz mode | - | 3500 | ns |  |
|  |  |  | 400 kHz mode | - | 1000 | ns |  |
|  |  |  | 1 MHz mode $^{(1)}$ | - | - | ns |  |
| 110 | TbuF | Bus free time | 100 kHz mode | 4.7 | - | ms | Time the bus must be free before a new transmission can start |
|  |  |  | 400 kHz mode | 1.3 | - | ms |  |
|  |  |  | 1 MHz mode ${ }^{(1)}$ | TBD | - | ms |  |
| D102 | Cb | Bus capacitive loading |  | - | 400 | pF |  |

Note 1: Maximum pin capacitance $=10 \mathrm{pF}$ for all $\mathrm{I}^{2} \mathrm{C}$ pins.
2. A fast mode $I^{2} \mathrm{C}$ bus device can be used in a standard mode ${ }^{2} \mathrm{C}$ bus system, but parameter $\# 107 \geq 250 \mathrm{~ns}$ must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. Before the SCL line is released, parameter \#102 + parameter $\# 107=1000+250=1250 \mathrm{~ns}$ (for 100 kHz mode).

FIGURE 22-21: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING


TABLE 22-20: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

| Param No. | Symbol | Characteristic |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 120 | TckH2dtV | SYNC XMIT (Master \& Slave) <br> Clock high to data-out valid | RTGIBC601/801 | - | 40 | ns |  |
|  |  |  | Puc18LC601/801 | - | 100 | ns |  |
| 121 | Tckrf | Clock out rise time and fall time (Master mode) | PIC18C601/801 | - | 20 | ns |  |
|  |  |  | PIC18LC601/801 | - | 50 | ns |  |
| 122 | Tdtrf | Data-out rise timg arantall time | PIC18C601/801 | - | 20 | ns |  |
|  |  |  | PIC18LC601/801 | - | 50 | ns |  |

FIGURE 22-22: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING


## TABLE 22-21: USART SYNCHRONOUS RECEIVE REQUIREMENTS

| Param No. | Symbol | Characteristic | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 125 | TdtV2ckl | SYNC RCV (Master \& Slaze) Data-hold before CK ( 4 hold time) | 10 | - | ns |  |
| 126 | TckL2dtl | Data-hold after \& $\downarrow$ (T hold time) | 15 | - | ns |  |

## PIC18C601/801

TABLE 22-22: A/D CONVERTER CHARACTERISTICS: PIC18C601/801 (INDUSTRIAL, EXTENDED) PIC18LC601/801 (INDUSTRIAL)

| Param <br> No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A01 | NR | Resolution | - | - | $\begin{gathered} \hline 10 \\ \text { TBD } \end{gathered}$ | bit <br> bit | $\begin{aligned} & \text { VREF }=\text { VDD } \geq 3.0 \mathrm{~V} \\ & \text { VREF }=\text { VDD }<3.0 \mathrm{~V} \end{aligned}$ |
| A03 | EIL | Integral linearity error | — | — | $\begin{aligned} & < \pm 1 \\ & \text { TBD } \end{aligned}$ | $\begin{aligned} & \text { LSb } \\ & \text { LSb } \end{aligned}$ | $\begin{aligned} & \text { VREF }=\mathrm{VDD} \geq 3.0 \mathrm{~V} \\ & \mathrm{VREF}<\mathrm{VRD}<3<3.0 \mathrm{~V} \end{aligned}$ |
| A04 | EdL | Differential linearity error | - | - | $\begin{aligned} & < \pm 1 \\ & \text { TBD } \end{aligned}$ | $\begin{aligned} & \text { LSb } \\ & \text { LSb } \end{aligned}$ | $\begin{aligned} & \forall R E F=V D D \geq 3.0 \mathrm{~V} \\ & \forall R E F=V D D<3.0 \mathrm{~V} \end{aligned}$ |
| A05 | Efs | Full scale error | — | - | $\begin{aligned} & < \pm 1 \\ & \mathrm{TBD} \end{aligned}$ | $\begin{aligned} & \text { LSk } \\ & \text { LSb } \end{aligned}$ | $\begin{aligned} & \text { VREF }=V D D \geq 3.0 \mathrm{~V} \\ & \text { VREF }=\forall D D<3.0 \mathrm{~V} \end{aligned}$ |
| A06 | EOFF | Offset error | — | $\bar{Z}$ | $\begin{aligned} & < \pm 1 \\ & B D \end{aligned}$ | $\begin{aligned} & \mathrm{LSB} \\ & \mathrm{LSb} \end{aligned}$ | $\begin{aligned} & \text { VREF }=\mathrm{VDD} \geq 3.0 \mathrm{~V} \\ & \text { VREF }=\mathrm{VDD}<3.0 \mathrm{~V} \end{aligned}$ |
| A10 | - | Monotonicity | gu | rarantee | (3) ${ }^{\text {c }}$ | - | VSS $\leq$ VAIN $\leq$ VREF |
| $\begin{aligned} & \hline \text { A20 } \\ & \text { A20A } \end{aligned}$ | VREF | Reference voltage (Vrefh - Vrefl) |  |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | For 10-bit resolution |
| A21 | VREFH | Reference voltage High | yviss | $\triangle$ | AVDD + 0.3 V | V |  |
| A22 | Vrefl | Reference voltage Low | Avss-6.3 y | - | AVDD | V |  |
| A25 | VAIn | Analog input voltage | Ayss-0.3 V | - | VREF + 0.3 V | V |  |
| A30 | ZAIN | Recommended impedande of analog voltage source |  | - | 10.0 | $\mathrm{k} \Omega$ |  |
| A40 | IAD |  | $-$ | 180 90 | - | $\frac{\mu \mathrm{A}}{\mu \mathrm{~A}}$ | Average current consumption when $A / D$ is on ${ }^{(1)}$ |
| A50 |  | VREF input current ${ }^{(2)}$ | $10$ |  | $1000$ $10$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | During VAIN acquisition. Based on differential of Vhold to Vain. To charge CHOLD, see Section 17.0. <br> During A/D conversion cycle. |

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
Vref current is from RA2/AN2/Vref- and RA3/AN3/Vref+ pins or AVdd and AVss pins, whichever is selected as reference input.
2: Vss $\leq$ Vain $\leq$ VReF
3: The $A / D$ conversion result either increases or remains constant as the analog input increases.

## FIGURE 22-23: A/D CONVERSION TIMING



Note 1: If the $A / D$ clock source is selected as RC, a time of TCY is added before the $A / D$ clock starts. This allows the SLEEP instruction to be executed.
2: This is a minimal RC delay (typically 100 ns ), which also disconnects the holding capacitor from the analog input.

TABLE 22-23: A/D CONVERSION REQUIREMENTS

| Param <br> No. | Symbol | Characteristic |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 130 | TAD | A/D clock period | PIC18C601/801 | 1.6 | $20^{(5)}$ | $\mu \mathrm{S}$ | Tosc based, VREF $\geq 3.0 \mathrm{~V}$ |
|  |  |  | PIC18LC601/801 | 3.0 | $20^{(5)}$ | $\mu \mathrm{s}$ | Tosc based, Vref full range |
|  |  |  | PIC18C601/801 | 2.0 | 6.0 | $\mu \mathrm{s}$ | A/D RC mode |
|  |  |  | PIC18LC601/801 | 3.0 | 29 | $\mu \mathrm{s}$ | A/D RC mode |
| 131 | TcNv | Conversion time (not including acquisition time) ${ }^{(1)}$ |  | $\sqrt{8}$ | $\sqrt{2}$ | TAD |  |
| 132 | TACQ | Acquisition time ${ }^{(3)}$ |  | $\begin{aligned} & 15 \\ & 10 \end{aligned}$ | - | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ | $\begin{array}{r} -40^{\circ} \mathrm{C} \leq \text { Temp } \leq 125^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \leq \text { Temp } \leq 125^{\circ} \mathrm{C} \end{array}$ |
| 135 | Tswc | Switching time from eonvert $\rightarrow$ sample |  | - | (Note 4) |  |  |
| 136 | TAMP | Amplifier setting tine ${ }^{(2)}$ |  | 1 | - | $\mu \mathrm{s}$ | This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5 mV @ 5.12 V ) from the last sampled voltage (as stated on Chold). |

Note 1: ADRES register may be read on the following Tcy cycle.
2: See Section 17.0 for minimum conditions, when input voltage has changed more than 1 LSb .
3: The time for the holding capacitor to acquire the "New" input voltage, when the voltage changes full scale after the conversion (AVDD to AVss, or AVss to AVDD). The source impedance ( $R s$ ) on the input channels is $50 \Omega$.
4: On the next Q4 cycle of the device clock.
5: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

## PIC18C601/801

NOTES:

### 23.0 DC AND AC <br> CHARACTERISTICS GRAPHS AND TABLES

Graphs and Tables are not available at this time.

## PIC18C601/801

NOTES:

### 24.0 PACKAGING INFORMATION

### 24.1 Package Marking Information

## 64-Lead TQFP



Example


## 68-Lead PLCC



## 80-Lead TQFP



Example


Example


Legend: XX...X Customer specific information*
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ' $01^{\prime}$ )
NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev\#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


## PIC18C601/801

## Package Marking Information (Cont'd)



## Example

| O |
| :---: |
| Microchip <br> PIC18C801-I/L |
| 0017017 |

## 64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



| Units |  | INCHES |  |  | MILLIMETERS* |  |  |
| :--- | :---: | ---: | ---: | ---: | ---: | ---: | ---: |
| Dimension Limits | MIN | NOM | MAX | MIN | NOM | MAX |  |
| Number of Pins | n |  | 64 |  |  | 64 |  |
| Pitch | p |  | .020 |  |  | 0.50 |  |
| Pins per Side | n 1 |  | 16 |  |  | 16 |  |
| Overall Height | A | .039 | .043 | .047 | 1.00 | 1.10 | 1.20 |
| Molded Package Thickness | A 2 | .037 | .039 | .041 | 0.95 | 1.00 | 1.05 |
| Standoff § | A 1 | .002 | .006 | .010 | 0.05 | 0.15 | 0.25 |
| Foot Length | L | .018 | .024 | .030 | 0.45 | 0.60 | 0.75 |
| Footprint (Reference) | (F) |  | .039 |  |  | 1.00 |  |
| Foot Angle | $\phi$ | 0 | 3.5 | 7 | 0 | 3.5 |  |
| Overall Width | E | .463 | .472 | .482 | 11.75 | 12.00 | 12.25 |
| Overall Length | D | .463 | .472 | .482 | 11.75 | 12.00 | 12.25 |
| Molded Package Width | E 1 | .390 | .394 | .398 | 9.90 | 10.00 | 10.10 |
| Molded Package Length | D 1 | .390 | .394 | .398 | 9.90 | 10.00 | 10.10 |
| Lead Thickness | C | .005 | .007 | .009 | 0.13 | 0.18 | 0.23 |
| Lead Width | B | .007 | .009 | .011 | 0.17 | 0.22 | 0.27 |
| Pin Corner Chamfer | CH | .025 | .035 | .045 | 0.64 | 0.89 | 1.14 |
| Mold Draft Angle Top | $\alpha$ | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | $\beta$ | 5 | 10 | 15 | 5 | 10 | 15 |

* Controlling Parameter
§ Significant Characteristic


## Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed $.010^{\prime \prime}(0.254 \mathrm{~mm})$ per side.
JEDEC Equivalent: MS-026
Drawing No. C04-085


| Units |  | INCHES* |  |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n |  | 68 |  |  | 68 |  |
| Pitch | p |  | . 050 |  |  | 1.27 |  |
| Pins per Side | n1 |  | 17 |  |  | 17 |  |
| Overall Height | A | . 165 | . 173 | . 180 | 4.19 | 4.39 | 4.57 |
| Molded Package Thickness | A2 | . 145 | . 153 | . 160 | 3.68 | 3.87 | 4.06 |
| Standoff § | A1 | . 020 | . 028 | . 035 | 0.51 | 0.71 | 0.89 |
| Side 1 Chamfer Height | A3 | . 024 | . 029 | . 034 | 0.61 | 0.74 | 0.86 |
| Corner Chamfer 1 | CH 1 | . 040 | . 045 | . 050 | 1.02 | 1.14 | 1.27 |
| Corner Chamfer (others) | CH 2 | . 000 | . 005 | . 010 | 0.00 | 0.13 | 0.25 |
| Overall Width | E | . 985 | . 990 | . 995 | 25.02 | 25.15 | 25.27 |
| Overall Length | D | . 985 | . 990 | . 995 | 25.02 | 25.15 | 25.27 |
| Molded Package Width | E1 | . 950 | . 954 | . 958 | 24.13 | 24.23 | 24.33 |
| Molded Package Length | D1 | . 950 | . 954 | . 958 | 24.13 | 24.23 | 24.33 |
| Footprint Width | E2 | . 890 | . 920 | . 930 | 22.61 | 23.37 | 23.62 |
| Footprint Length | D2 | . 890 | . 920 | . 930 | 22.61 | 23.37 | 23.62 |
| Lead Thickness | c | . 008 | . 011 | . 013 | 0.20 | 0.27 | 0.33 |
| Upper Lead Width | B1 | . 026 | . 029 | . 032 | 0.66 | 0.74 | 0.81 |
| Lower Lead Width | B | . 013 | . 020 | . 021 | 0.33 | 0.51 | 0.53 |
| Mold Draft Angle Top | $\alpha$ | 0 | 5 | 10 | 0 | 5 | 10 |
| Mold Draft Angle Bottom | $\beta$ | 0 | 5 | 10 | 0 | 5 | 10 |

* Controlling Parameter
§ Significant Characteristic
Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed $.010^{\prime \prime}$ ( 0.254 mm ) per side.
JEDEC Equivalent: MO-047
Drawing No. C04-049


## 80-Lead Plastic Thin Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



| Units |  | INCHES |  |  | MILLIMETERS* |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n |  | 80 |  |  | 80 |  |
| Pitch | p |  | . 020 |  |  | 0.50 |  |
| Pins per Side | n1 |  | 20 |  |  | 20 |  |
| Overall Height | A | . 039 | . 043 | . 047 | 1.00 | 1.10 | 1.20 |
| Molded Package Thickness | A2 | . 037 | . 039 | . 041 | 0.95 | 1.00 | 1.05 |
| Standoff § | A1 | . 002 | . 004 | . 006 | 0.05 | 0.10 | 0.15 |
| Foot Length | L | . 018 | . 024 | . 030 | 0.45 | 0.60 | 0.75 |
| Footprint (Reference) | (F) |  | . 039 |  |  | 1.00 |  |
| Foot Angle | $\phi$ | 0 | 3.5 | 7 | 0 | 3.5 | 7 |
| Overall Width | E | . 541 | . 551 | . 561 | 13.75 | 14.00 | 14.25 |
| Overall Length | D | . 541 | . 551 | . 561 | 13.75 | 14.00 | 14.25 |
| Molded Package Width | E1 | . 463 | . 472 | . 482 | 11.75 | 12.00 | 12.25 |
| Molded Package Length | D1 | . 463 | . 472 | . 482 | 11.75 | 12.00 | 12.25 |
| Lead Thickness | c | . 004 | . 006 | . 008 | 0.09 | 0.15 | 0.20 |
| Lead Width | B | . 007 | . 009 | . 011 | 0.17 | 0.22 | 0.27 |
| Pin 1 Corner Chamfer | CH | . 025 | . 035 | . 045 | 0.64 | 0.89 | 1.14 |
| Mold Draft Angle Top | $\alpha$ | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | $\beta$ | 5 | 10 | 15 | 5 | 10 | 15 |

* Controlling Parameter
§ Significant Characteristic
Notes:
Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed
$.010^{\prime \prime}$ ( 0.254 mm ) per side.
JEDEC Equivalent: MS-026
Drawing No. C04-092


## 84-Lead Plastic Leaded Chip Carrier (L) - Square (PLCC)



| UnitsDimension Limits |  | INCHES* |  |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n |  | 68 |  |  | 68 |  |
| Pitch | p |  | . 050 |  |  | 1.27 |  |
| Pins per Side | n1 |  | 17 |  |  | 17 |  |
| Overall Height | A | . 165 | . 173 | . 180 | 4.19 | 4.39 | 4.57 |
| Molded Package Thickness | A2 | . 145 | . 153 | . 160 | 3.68 | 3.87 | 4.06 |
| Standoff § | A1 | . 020 | . 028 | . 035 | 0.51 | 0.71 | 0.89 |
| Side 1 Chamfer Height | A3 | . 024 | . 029 | . 034 | 0.61 | 0.74 | 0.86 |
| Corner Chamfer 1 | CH 1 | . 040 | . 045 | . 050 | 1.02 | 1.14 | 1.27 |
| Corner Chamfer (others) | CH 2 | . 000 | . 005 | . 010 | 0.00 | 0.13 | 0.25 |
| Overall Width | E | . 985 | . 990 | . 995 | 25.02 | 25.15 | 25.27 |
| Overall Length | D | . 985 | . 990 | . 995 | 25.02 | 25.15 | 25.27 |
| Molded Package Width | E1 | . 950 | . 954 | . 958 | 24.13 | 24.23 | 24.33 |
| Molded Package Length | D1 | . 950 | . 954 | . 958 | 24.13 | 24.23 | 24.33 |
| Footprint Width | E2 | . 890 | . 920 | . 930 | 22.61 | 23.37 | 23.62 |
| Footprint Length | D2 | . 890 | . 920 | . 930 | 22.61 | 23.37 | 23.62 |
| Lead Thickness | c | . 008 | . 011 | . 013 | 0.20 | 0.27 | 0.33 |
| Upper Lead Width | B1 | . 026 | . 029 | . 032 | 0.66 | 0.74 | 0.81 |
| Lower Lead Width | B | . 013 | . 020 | . 021 | 0.33 | 0.51 | 0.53 |
| Mold Draft Angle Top | $\alpha$ | 0 | 5 | 10 | 0 | 5 | 10 |
| Mold Draft Angle Bottom | $\beta$ | 0 | 5 | 10 | 0 | 5 | 10 |

* Controlling Parameter
§ Significant Characteristic
Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed $.010^{\prime \prime}$ ( 0.254 mm ) per side.
JEDEC Equivalent: MO-047
Drawing No. C04-093


## APPENDIX A: DATA SHEET REVISION HISTORY

## Revision A

This is a new data sheet.

## APPENDIX B: DEVICE DIFFERENCES

The differences between the PIC18C601/801 devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

| Feature | PIC18C601 | PIC18C801 |
| :---: | :---: | :---: |
| Maximum External <br> Program Memory <br> (Bytes) |  | 256 K |
| Data Memory (Bytes) |  | 1.5 K |
| A/D Channels |  | 8 |
| Package <br> Types | TQFP | PLCC |
|  | PL-pin | 1.5 K |

## APPENDIX C: DEVICE MIGRATIONS

This section is intended to describe the functional and electrical specification differences when migrating between functionally similar devices (such as from a PIC16C74A to a PIC16C74B).

Not Applicable

## APPENDIX D: MIGRATING FROM OTHER PICmicro DEVICES

This discusses some of the issues in migrating from other PICmicro devices to the PIC18CXXX family of devices.

## D. 1 PIC16CXXX to PIC18CXXX

See application note AN716.

## D. 2 PIC17CXXX to PIC18CXXX

See application note AN726.

## APPENDIX E: DEVELOPMENT TOOL VERSION REQUIREMENTS

This lists the minimum requirements (software/ firmware) of the specified development tool to support the devices listed in this data sheet.
MPLAB ${ }^{\circledR}$ IDE: ..... TBD
MPLAB ${ }^{\circledR}$ SIMULATOR: ..... TBD
MPLAB ${ }^{\circledR}$ ICE 3000:
PIC18C601/801 Processor Module:
Part Number - ..... TBD
PIC18C601/801 Device Adapter:
Socket Part Number
64-pin TQFP ..... TBD
68-pin PLCC ..... TBD
80-pin TQFP ..... TBD
84-pin PLCC ..... TBD
MPLAB ${ }^{\circledR}$ ICD: ..... TBD
PRO MATE ${ }^{\circledR}$ II: ..... TBD
PICSTART ${ }^{\circledR}$ Plus: ..... TBD
MPASM ${ }^{\text {TM }}$ Assembler: ..... TBD
MPLAB ${ }^{\circledR}$ C18 C Compiler: ..... TBD
Note: Please read all associated README.TXTfiles that are supplied with the develop-ment tools. These "read me" files will dis-cuss product support and any knownlimitations.

## PIC18C601/801

NOTES:

## INDEX

A
A/D ..... 193
A/D Converter Flag (ADIF Bit) ..... 195
A/D Converter Interrupt, Configuring ..... 197
ADCONO Register ..... 193, 195
ADCON1 Register ..... 193, 194
ADCON2 Register
193, 195
ADRES Register
199
Analog Port Pins, Configuring
201
201
Associated Registers
Associated Registers
196
196
Block Diagram
Block Diagram ..... 197
Configuring the Module ..... 197
Conversion Clock (TAD) ..... 199
Conversion Status (GO/DONE Bit) ..... 195
Conversions ..... 200
Converter Characteristics ..... 272, 292
Effects of a RESET ..... 206
Equations
Acquisition Time ..... 198
Minimum Charging Time ..... 198
Operation During SLEEP ..... 206
Sampling Requirements ..... 198
Sampling Time ..... 198
Special Event Trigger (CCP) ..... 144, 200
Timing Diagram ..... 293
Absolute Maximum Ratings ..... 265
Access Bank ..... 58
ADCONO Register ..... 193
GO/DONE Bit ..... 195
Registers ADCON2 (A/D Control 2) ..... 195
ADCON1 Register ..... 193, 194
ADCON2 Register ..... 193
ADDLW ..... 221
ADDWF ..... 221
ADDWFC ..... 222
ADRES Register ..... 193, 195
AKS ..... 167
Analog-to-Digital Converter. See A/D
ANDLW ..... 222
ANDWF ..... 223
Assembler
MPASM Assembler ..... 259
B
Bank Select Register ..... 58
Baud Rate Generator ..... 164
Associated Registers ..... 179
BC ..... 223
BCF ..... 224
BF ..... 167
Block Diagram ..... 119
Block Diagrams
A/D ..... 196
Baud Rate Generator ..... 164
Capture Mode Operation ..... 143
Compare Mode Operation ..... 144
Interrupt Logic ..... 90
Low Voltage Detect ..... 203
MSSP
$\mathrm{I}^{2} \mathrm{C}$ Mode ..... 159
SPI Mode ..... 153
On-Chip Reset Circuit, Simplified ..... 29
Phase Lock Loop ..... 23
PORTA
RA3:RA0 and RA5 Pins ..... 103
RA4/TOCKI Pin ..... 104
PORTB
RB3 Pin ..... 106
RB3:RB0 Port Pins ..... 106
RB7:RB4 Port Pins ..... 105
PORTC ..... 108
PORTD
I/O Mode ..... 110
System Bus Mode ..... 111
PORTD (In I/O Port Mode) ..... 124
PORTE
I/O Mode ..... 113
System Bus Mode ..... 114
PORTF
RF2:RF0 Pins ..... 116
RF5:RF3 Pins ..... 117
RF7:RF6 Pins ..... 117
PORTG
I/O Mode ..... 119
System Bus Mode ..... 120
PORTH
RH3:RH0 Pins (I/O Mode) ..... 121
RH3:RH0 Pins (System Bus Mode) ..... 122
RH7:RH4 Pins ..... 121
PORTJ
I/O Mode ..... 124
System Bus Mode ..... 125
Simplified PWM Diagram ..... 146
SSP (SPI Mode) ..... 153
Timer0
16-bit Mode ..... 128
8 -bit Mode ..... 128
Timer1 ..... 131
16-bit R/W Mode ..... 132
Timer2 ..... 136
Timer3 ..... 138
16-bit R/W Mode ..... 138
USART
Asynchronous Receive ..... 185
Asynchronous Transmit ..... 183
Watchdog Timer ..... 211
BN ..... 224
BNC ..... 225
BNN ..... 225
BNOV ..... 226
BNZ ..... 226
BOV ..... 229
BRA ..... 227
BRG ..... 164
BSF ..... 227
BSR. See Bank Select Register.
BTFSC ..... 228
BTFSS ..... 228
BTG ..... 229
Bus ..... 176
Bus Collision During a RESTART Condition ..... 175
Bus Collision During a START Condition ..... 173
Bus Collision During a STOP Condition ..... 176
BZ ..... 230

## C

CALL ..... 230
Capture (CCP Module) ..... 142
Block Diagram ..... 143
CCP Pin Configuration ..... 142
CCPR1H:CCPR1L Registers ..... 142
Changing Between Capture Prescalers ..... 143
Software Interrupt ..... 143
Timer1 Mode Selection ..... 142
Capture/Compare/PWM (CCP) ..... 141
Capture Mode. See Capture CCP1 ..... 142
CCPR1H Register ..... 142
CCPR1L Register ..... 142
CCP2 ..... 142
CCPR2H Register ..... 142
CCPR2L Register ..... 142
Compare Mode. See Compare
Interaction of Two CCP Modules ..... 142
PWM Mode. See PWM
Registers Associated with Captureand Compare145
Timer Resources ..... 142
Timing Diagram ..... 282
Chip Select
Chip Select 2 (CS2) ..... 71
Chip Select I/O (CSIO) ..... 71
Chip Selects
Chip Select 1 (CS1) ..... 71
Clocking Scheme ..... 46
CLRF ..... 231
CLRWDT ..... 231
Code Examples ..... 154
Changing Between Capture Prescalers ..... 143
Clearing RAM Using Indirect Addressing ..... 59
Combination Unlock (Macro) ..... 51
Combination Unlock (Subroutine) ..... 50
Fast Register Stack ..... 45
Initializing PORTA ..... 103
Initializing PORTB ..... 105
Initializing PORTC ..... 108
Initializing PORTD ..... 110
Initializing PORTE ..... 113
Initializing PORTF ..... 116
Initializing PORTG ..... 119
Initializing PORTH ..... 121
Initializing PORTJ ..... 124
Programming Chip Select Signals ..... 116
Saving STATUS, WREG and BSR Registers ..... 101
Table Read ..... 75
Table Write ..... 77
COMF ..... 232
Compare (CCP Module) ..... 144
Block Diagram ..... 144
CCP Pin Configuration ..... 144
CCPR1H:CCPR1L Registers ..... 144
Software Interrupt ..... 144
Special Event Trigger ..... 133, 139, 144, 200
Timer1 Mode Selection ..... 144
Configuration Address Map, Example ..... 71
Configuration Bits ..... 207
Table ..... 207
Context Saving During Interrupts ..... 101
CPFSEQ ..... 232
CPFSGT ..... 233
CPFSLT ..... 233

## D

Data Memory ..... 49
General Purpose Registers ..... 49
Special Function Registers ..... 49
Data Memory Map
Program Bit Not Set ..... 51
Program Bit Set ..... 52
DAW ..... 234
DC and AC Characteristics Graphs and Tables ..... 295
DCFSNZ ..... 235
DECF ..... 234
DECFSZ ..... 235
Development Support ..... 259
Development Tool Version Requirements ..... 305
Device Differences ..... 303
Device Migrations ..... 304
Direct Addressing ..... 60
E
Electrical Characteristics ..... 265
Errata .....  7
External Wait Cycles ..... 72
F
Fast Register Stack ..... 45
Firmware Instructions ..... 215
G
General Call Address Sequence ..... 162
General Call Address Support ..... 162
GOTO ..... 236
I
I/O Mode ..... 119
I/O Ports ..... 103
$I^{2} \mathrm{C}$ (SSP Module) ..... 159
$\overline{A C K}$ Pulse ..... 159, 160
Addressing ..... 160
Block Diagram ..... 159
Read/Write Bit Information (R/W Bit) ..... 160
Reception ..... 160
Serial Clock (RC3/SCK/SCL) ..... 160
Slave Mode ..... 159
Timing Diagram, Data ..... 287
Timing Diagram, START/STOP Bits ..... 287
Transmission ..... 160
$I^{2} \mathrm{C}$ Master Mode Reception ..... 167
$I^{2} \mathrm{C}$ Master Mode RESTART Condition ..... 166
$\mathrm{I}^{2} \mathrm{C}$ Module
Acknowledge Sequence Timing ..... 170
Baud Rate Generator ..... 164
Block Diagram ..... 164
BRG Reset due to SDA Collision ..... 174
BRG Timing ..... 165
Bus Collision
Acknowledge ..... 172
RESTART Condition ..... 175
RESTART Condition Timing (Case1) ..... 175
RESTART Condition Timing (Case2) ..... 175
START Condition ..... 173
START Condition Timing ..... 173, 174
STOP Condition ..... 176
STOP Condition Timing (Case1) ..... 176
STOP Condition Timing (Case2) ..... 176
Transmit Timing ..... 172
Bus Collision Timing ..... 172
Clock Arbitration ..... 171
Clock Arbitration Timing (Master Transmit) ..... 171
General Call Address Support ..... 162
Master Mode 7-bit Reception Timing ..... 169
Master Mode Operation ..... 164
Master Mode START Condition ..... 165
Master Mode Transmission ..... 167
Master Mode Transmit Sequence ..... 164
Multi-Master Mode ..... 172
Repeated START Condition Timing ..... 166
STOP Condition Receive or Transmit Timing ..... 170
STOP Condition Timing ..... 170
Waveforms for 7-bit Reception ..... 161
Waveforms for 7-bit Transmission ..... 161
ICEPIC In-Circuit Emulator ..... 260
INCF ..... 236
INCFSZ ..... 237
In-Circuit Serial Programming (ICSP) ..... 207
Indirect Addressing ..... 60
FSR Register ..... 59
INFSNZ ..... 237
Initialization Conditions for All Registers ..... 34
Instruction Cycle ..... 46
Instruction Flow/Pipelining ..... 47
Instruction Format ..... 217
Instruction Set ..... 215
ADDLW ..... 221
ADDWF ..... 221
ADDWFC ..... 222
ANDLW ..... 222
ANDWF ..... 223
BC ..... 223
BCF ..... 224
BN ..... 224
BNC ..... 225
BNN ..... 225
BNOV ..... 226
BNZ ..... 226
BOV ..... 229
BRA ..... 227
BSF ..... 227
BTFSC ..... 228
BTFSS ..... 228
BTG ..... 229
BZ ..... 230
CALL ..... 230
CLRF ..... 231
CLRWDT ..... 231
COMF ..... 232
CPFSEQ ..... 232
CPFSGT ..... 233
CPFSLT ..... 233
DAW ..... 234
DCFSNZ ..... 235
DECF ..... 234
DECFSZ ..... 235
GOTO ..... 236
INCF ..... 236
INCFSZ ..... 237
INFSNZ ..... 237
IORLW ..... 238
IORWF ..... 238
LFSR ..... 239
MOVF ..... 239
MOVFF ..... 240
MOVLB ..... 240
MOVLW ..... 241
MOVWF ..... 241
MULLW ..... 242
MULWF ..... 242
NEGF ..... 243
NOP ..... 243
POP ..... 244
PUSH ..... 244
RCALL ..... 245
RESET ..... 245
RETFIE ..... 246
RETLW ..... 246
RETURN ..... 247
RLCF ..... 247
RLNCF ..... 248
RRCF ..... 248
RRNCF ..... 249
SETF ..... 249
SLEEP ..... 250
SUBFWB ..... 250, 251
SUBLW ..... 251
SUBWF ..... 252
SUBWFB ..... 253
SWAPF ..... 254
TBLRD ..... 255
TBLWT ..... 256
TSTFSZ ..... 257
XORLW ..... 257
XORWF ..... 258
Instruction Set, Summary ..... 218
INT Interrupt (RB0/INT). See Interrupt Sources INTCON Register RBIF Bit ..... 105
Inter-Integrated Circuit. See $I^{2} \mathrm{C}$
Interrupt Control Registers ..... 91
INTCON Register ..... 91
INTCON2 Register ..... 92
INTCON3 Register ..... 93
IPR Registers ..... 99
PIE Registers ..... 97
PIR Registers ..... 95
RCON Register ..... 94
Interrupt Sources ..... 89, 207
A/D Conversion Complete ..... 197
Capture Complete (CCP) ..... 143
Compare Complete (CCP) ..... 144
Interrupt-on-Change (RB7:RB4) ..... 105
RBO/INT Pin, External ..... 101
SSP Receive/Transmit Complete ..... 149
TMRO Overflow ..... 129
TMR1 Overflow ..... 130, 133
TMR2 to PR2 Match ..... 136
TMR2 to PR2 Match (PWM) ..... 135, 146
TMR3 Overflow ..... 137, 139
USART Receive/Transmit Complete ..... 177
Interrupts, Enable Bits
CCP1 Enable (CCP1IE Bit) ..... 143
Interrupts, Flag Bits
A/D Converter Flag (ADIF Bit) ..... 195
CCP1 Flag (CCP1IF Bit) ..... 142, 143, 144
Interrupt-on-Change (RB7:RB4) Flag(RBIF Bit)105
IORLW ..... 238
IORWF ..... 238

## PIC18C601/801

K
KeeLoq Evaluation and Programming Tools ..... 262
L
LFSR ..... 239
Loading the SSPBUF (SSPSR) Registers ..... 154
Low Voltage Detect ..... 203
Block Diagram ..... 203
LVDCON Register ..... 204
LVD. See Low Voltage Detect.
M
MEMCOM. See Memory Control Register
Memory ..... 39
Memory Control Register (MEMCOM) ..... 63
Memory Organization ..... 39
Data Memory ..... 49
Program Memory ..... 39
Migrating from other PICmicro Devices ..... 304
MOVF ..... 239
MOVFF ..... 240
MOVLB ..... 240
MOVLW ..... 241
MOVWF ..... 241
MPLAB C17 and MPLAB C18 C Compilers ..... 259
MPLAB ICD In-Circuit Debugger ..... 261
MPLAB ICE High Performance Universal
In-Circuit Emulator with MPLAB IDE ..... 260
MPLAB Integrated Development Environment Software ..... 259
MPLINK Object Linker/MPLIB Object Librarian ..... 260
MULLW ..... 242
Multi-Master Mode ..... 172
Multiplication Algorithm
$16 \times 16$ Signed ..... 86
$16 \times 16$ Unsigned ..... 86
Multiply Examples
$16 \times 16$ Signed Routine ..... 87
$16 \times 16$ Unsigned Routine ..... 86
$8 \times 8$ Signed Routine ..... 86
$8 \times 8$ Unsigned Routine ..... 86
MULWF ..... 242
N
NEGF ..... 243
NOP ..... 243
0
On-Chip Reset Circuit ..... 29
OPTION_REG Register ..... 62
PS2:PS0 Bits ..... 129
PSA Bit ..... 129
TOCS Bit ..... 129
TOSE Bit ..... 129
OSCCON Register ..... 25
Oscillator Configuration ..... 207
Oscillator Configurations ..... 21
HS ..... 21
LP ..... 21
RC ..... 21, 22
Oscillator, Timer1 ..... 130, 133, 137
Oscillator, Timer3 ..... 139
Oscillator, WDT ..... 210

## P

Packaging ..... 297
Phase Lock Loop
Block Diagram ..... 23
Time-out ..... 30
PICDEM 1 Low Cost PICmicro Demonstration Board ..... 261
PICDEM 17 Demonstration Board ..... 262
PICDEM 2 Low Cost PIC16CXX
Demonstration Board ..... 261
PICDEM 3 Low Cost PIC16CXXX Demonstration Board ..... 262
PICSTART Plus Entry Level
Development Programmer ..... 261
Pin Functions
AvDD ..... 20
Avss ..... 20
MCLR/VPP ..... 12
OSC1/CLKI ..... 12
OSC2/CLKO ..... 12
RAO/ANO ..... 13
RA1/AN1 ..... 13
RA2/AN2/Vref- ..... 13
RA3/AN3/VREF+ ..... 13
RA4/T0CKI ..... 13
RA5/AN4/ㄷSS/LVDIN ..... 13
RBO/INTO ..... 14
RB1/INT1 ..... 14
RB2/INT2 ..... 14
RB3/INT3 ..... 14
RB4 ..... 14
RB5 ..... 14
RB6 ..... 14
RB7 ..... 14
RC0/T1OSO/T1CKI ..... 15
RC1/T1OSI ..... 15
RC2/CCP1 ..... 15
RC3/SCK/SCL ..... 15
RC4/SDI/SDA ..... 15
RC5/SDO ..... 15
RC6/TX/CK ..... 15
RC7/RX/DT ..... 15
RDO/ADO ..... 16
RD0/PSP0 ..... 16
RD1/AD1 ..... 16
RD2/AD2 ..... 16
RD3/AD3 ..... 16
RD4/AD4 ..... 16
RD5/AD5 ..... 16
RD6/AD6 ..... 16
RD7/AD7 ..... 16
REO/ALE ..... 17
RE1/OE ..... 17
RE2/CS ..... 17, 18, 19
RE2/WRL ..... 17
RE3/WRH ..... 17
RE4 ..... 17
RE5 ..... 17
RE6 ..... 17
RE7/CCP2 ..... 17
RFO/AN5 ..... 18
RF1/AN6 ..... 18
RF2/AN7 ..... 18
RF3/AN8 ..... 18
RF4/AN9 ..... 18
RF5/AN10 ..... 18
RF6/AN11 ..... 18
RF7 ..... 18
RG0/CANTX1 ..... 19
RG1/CANTX2 ..... 19
RG2/CANRX ..... 19
RG3 ..... 19
RG4 ..... 19
RH1/A17 ..... 19
RH2/A18 ..... 19
RH3/A19 ..... 19
RH4/AN12 ..... 19
RH5/AN13 ..... 19
RH6/AN14 ..... 19
RH7/AN15 ..... 19
RJo/AD8 ..... 20
RJ1/AD9 ..... 20
RJ2/AD10 ..... 20
RJ3/AD11 ..... 20
RJ4/AD12 ..... 20
RJ5/AD13 ..... 20
RJ6/AD14 ..... 20
RJ7/AD15 ..... 20
VDD ..... 20
Vss ..... 20
POP ..... 244
POR. See Power-on Reset
PORTAAssociated Registers104
Block Diagram
RA3:RA0 and RA5 Pins ..... 103
RA4/TOCKI Pin ..... 104
Functions ..... 104
Initialization ..... 103
PORTA Register ..... 103
TRISA Register ..... 103
PORTB
Associated Registers ..... 107
Block Diagram
RB3 Pin ..... 106
RB3:RB0 Port Pins ..... 106
RB7:RB4 Port Pins ..... 105
Functions ..... 107
Initialization ..... 105
PORTB Register ..... 105
RB0/INT Pin, External ..... 101
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) ..... 105
TRISB Register ..... 105
PORTC
Associated Registers ..... 109
Block Diagram ..... 108
Functions ..... 109
Initialization ..... 108
PORTC Register ..... 108
RC3/SCK/SCL Pin ..... 160
RC7/RX/DT Pin ..... 179
TRISC Register ..... 108, 177
PORTD
Associated Registers ..... 112
Block Diagram
I/O Mode ..... 110
System Bus Mode ..... 111
Functions ..... 112
Initialization ..... 110
PORTD Register ..... 110
TRISD Register ..... 110
PORTE
Associated Registers ..... 115
Block Diagram ..... 113
System Bus Mode ..... 114
Functions ..... 115
Initialization ..... 113
PORTE Register ..... 113
TRISE Register ..... 113
PORTF
Associated Registers ..... 118
Block Diagram
RF2:RF0 Pins ..... 116
RF5:RF3 Pins ..... 117
RF7:RF6 Pins ..... 117
Functions ..... 118
Initialization ..... 116
PORTF Register ..... 116
TRISF ..... 116
PORTG ..... 119
Associated Registers ..... 120
Block Diagram
System Bus Mode ..... 120
Functions ..... 120
Initialization ..... 119
PORTG Register ..... 119
TRISG ..... 119
PORTH
Associated Registers ..... 123
Block Diagram ..... 121, 122
Functions ..... 123
Initialization ..... 121
PORTH Register ..... 121
TRISH ..... 121
PORTJ
Associated Registers ..... 126
Block Diagram ..... 124
System Bus Mode ..... 125
Functions ..... 126
Initialization ..... 124
PORTJ Register ..... 124
TRISJ ..... 124
Postscaler, WDT
Assignment (PSA Bit) ..... 129
Rate Select (PS2:PS0 Bits) ..... 129
Switching Between Timer0 and WDT ..... 129
Power-down Mode. See SLEEP Power-on Reset (POR) ..... 30, 207
Oscillator Start-up Timer (OST) ..... 30, 207
Power-up Timer (PWRT) ..... 30, 207
Time-out Sequence ..... 30
Time-out Sequence on Power-up ..... 32, 33
Timing Diagram ..... 280
Prescaler, Capture ..... 143
Prescaler, Timer0 ..... 129
Assignment (PSA Bit) ..... 129
Rate Select (PS2:PS0 Bits) ..... 129
Switching Between Timer0 and WDT ..... 129
Prescaler, Timer1 ..... 131
Prescaler, Timer2 ..... 146
PRO MATE II Universal Device Programmer ..... 261
Product Identification System ..... 317
Program Counter
PCL Register ..... 46
PCLATH Register ..... 46
Program Memory ..... 39
Boot Loader ..... 43
Memory Map, PIC18C601
Program Bit Not Set ..... 40
Program Bit Set ..... 41
Memory Map, PIC18C801
Program Bit Not Set ..... 40
Program Bit Set ..... 42
Program Memory Map
PIC18C601 ..... 40
Program Bit Set ..... 41
PIC18C801 ..... 40
Program Bit Set ..... 42
Programming, Device Instructions ..... 215
PUSH ..... 244
PWM (CCP Module) ..... 146
Block Diagram ..... 146
CCPR1H:CCPR1L Registers ..... 146
Duty Cycle ..... 146
Example Frequencies/Resolutions ..... 147
Output Diagram ..... 146
Period ..... 146
Registers Associated with PWM ..... 147
Setup for PWM Operation ..... 147
TMR2 to PR2 Match ..... 135, 146
Q
Q Clock ..... 146
R
RAM. See Data Memory RCALL ..... 245
RCSTA Register
SPEN Bit ..... 177
Reader Response ..... 316
Register File ..... 49
Register File Summary ..... 54
Registers
ADCONO (A/D Control 0) ..... 193
ADCON1 (A/D Control 1) ..... 194
CCP1CON and CCP2CON (CCP Control) ..... 141
CONFIG1H (Configuration Register 1 High) ..... 208
CONFIG2H (Configuration Register 2 High) ..... 209
CONFIG2L (Configuration Register 2 Low) ..... 208
CONFIG4L (Configuration Register 4 Low) ..... 209
CSEL2 (Chip Select 2) ..... 70
CSELIO (Chip Select I/O) ..... 70
NTCON (Interrupt Control) ..... 91
INTCON2 (Interrupt Control 2) ..... 92
INTCON3 (Interrupt Control 3) ..... 93
IPR (Interrupt Priority) ..... 99
LVDCON (LVD Control) ..... 204
MEMCON (Memory Control) ..... 63
OSCCON (Oscillator Control) ..... 25
PIE (Peripheral Interrupt Enable) ..... 97
PIR (Peripheral Interrupt Request) ..... 95
PSPCON (PSP Control) ..... 50
RCON (Register Control) ..... 94
RCON (RESET Control) ..... 31, 62
RCSTA (Receive Status and Control) ..... 178
SSPCON1 (SSP Control 1) ..... 15
SSPCON2 (SSP Control 2) ..... 152
SSPSTAT (SSP Status) ..... 150
STATUS ..... 61
STKPTR (Stack Pointer) ..... 44
TOCON (Timer0 Control) ..... 127
T1CON (Timer1 Control) ..... 130
T2CON (Timer2 Control) ..... 135
T3CON (Timer3 Control) ..... 137
TXSTA (Transmit Status and Control) ..... 177
WDTCON (Watchdog Timer Control) ..... 210
RESET ..... 29, 207, 245
Timing Diagram ..... 280
RETFIE ..... 246
RETLW ..... 246
RETURN ..... 247
Revision History ..... 303
RH3:RH0 Pins (I/O Mode) ..... 121
RH3:RH0 Pins (System Bus Mode) ..... 122
RH7:RH4 Pins ..... 121
RLCF ..... 247
RLNCF ..... 248
RRCF ..... 248
RRNCF ..... 249
S
Sales and Support ..... 317
SCI. See USART
SCK ..... 153
SDI ..... 153
SDO ..... 153
Serial Clock, SCK ..... 153
Serial Communication Interface. See USART
Serial Data In, SDI ..... 153
Serial Data Out, SDO ..... 153
Serial Peripheral Interface. See SPI
SETF ..... 249
Slave Select Synchronization ..... 156
Slave Select, $\overline{\text { SS }}$ ..... 153
SLEEP ..... 207, 212, 250
Software Simulator (MPLAB SIM) ..... 260
Special Event Trigger. See Compare Special Features of the CPU ..... 207
Special Function Register Map ..... 53
Special Function Registers ..... 49
SPI
Associated Registers ..... 158
Master Mode ..... 155
Serial Clock ..... 153
Serial Data In ..... 153
Serial Data Out ..... 153
Slave Select ..... 153
SPI Clock ..... 155
SPI Mode ..... 153
SPI Module
Slave Mode ..... 156
Slave Select Synchronization ..... 156
Slave Synch Timing ..... 156
Slave Timing with CKE $=0$ ..... 157
Slave Timing with CKE $=1$ ..... 157
$\overline{\mathrm{SS}}$ ..... 153
SSP ..... 149
Block Diagram SPI Mode ..... 153
Block Diagram (SPI Mode) ..... 153
$\mathrm{I}^{2} \mathrm{C}$ Mode. See $\mathrm{I}^{2} \mathrm{C}$
SPI Mode ..... 153
SPI Mode. See SPI
SSPBUF ..... 155
SSPCON1 ..... 151
SSPCON2 ..... 152
SSPSR ..... 155
SSPSTAT ..... 150
TMR2 Output for Clock Shift ..... 135, 136
SSP Module
SPI Master Mode ..... 155
SPI Slave Mode ..... 156
SSPCON1 Register ..... 151
SSPCON2 Register ..... 152
SSPOV ..... 167
SSPSTAT Register ..... 150
R/W Bit ..... 160
SUBFWB ..... 250, 251
SUBLW ..... 251
SUBWF ..... 252
SUBWFB ..... 253
SWAPF ..... 254
Synchronous Serial Port. See SSP
T
Table Pointer Register ..... 74
Table Read ..... 75
Table Read/Write Control Registers ..... 74
Table Write ..... 77
16-bit External
16-bit Word Write Mode ..... 81
Byte Select Mode ..... 82
Byte Write Mode ..... 80
8-bit External ..... 78
Table Writes
Long Writes ..... 83
TBLRD ..... 255
TBLWT ..... 256
Timer0 ..... 127
Associated Registers ..... 129
Block Diagram
128
16-bit Mode128
Clock Source Edge Select (TOSE Bit) ..... 129
Clock Source Select (TOCS Bit) ..... 129
Interrupt ..... 101
Overflow Interrupt ..... 129
Prescaler. See Prescaler, Timer0
TOCON Register ..... 127
Timing Diagram ..... 281
Timer1 ..... 130
Associated Registers ..... 134
Block Diagram ..... 131
16-bit R/W Mode ..... 132
Oscillator ..... 130, 133
Overflow Interrupt ..... 130, 133
Prescaler. See Prescaler, Timer1Special Event Trigger (CCP)133, 144
T1CON Register ..... 130
Timing Diagram ..... 281
TMR1H Register ..... 130
TMR1L Register ..... 130
TMR3L Register ..... 137
Timer2
Associated Registers ..... 136
Block Diagram ..... 136
Postscaler. See Postscaler, Timer2 PR2 Register ..... 135, 146
Prescaler. See Prescaler, Timer2
SSP Clock Shift ..... 135, 136
T2CON Register ..... 135
TMR2 Register ..... 135
TMR2 to PR2 Match Interrupt ..... 135, 136, 146
Timer3 ..... 137
Associated Registers ..... 139
Block Diagram ..... 138
16-bit R/W Mode ..... 138
Oscillator ..... 137, 139
Overflow Interrupt ..... 137, 139
Special Event Trigger (CCP) ..... 139
T3CON Register ..... 137
TMR3H Register ..... 137
Timing Diagrams
Acknowledge Sequence Timing ..... 170
Baud Rate Generator with Clock Arbitration ..... 165
BRG Reset Due to SDA Collision ..... 174
Bus Collision
START Condition Timing ..... 173
Bus Collision During a RESTART Condition (Case 1) ..... 175
Bus Collision During a RESTART Condition (Case 2) ..... 175
Bus Collision During a START Condition
(SCL = 0) ..... 174
Bus Collision During a STOP Condition ..... 176
Bus Collision for Transmit and Acknowledge ..... 172
$\mathrm{I}^{2} \mathrm{C}$ Bus Data ..... 289
$I^{2} \mathrm{C}$ Master Mode First START Bit Timing ..... 165
$I^{2} \mathrm{C}$ Master Mode Reception Timing ..... 169
$I^{2} \mathrm{C}$ Master Mode Transmission Timing ..... 168
Master Mode Transmit Clock Arbitration ..... 171
Repeated START Condition ..... 166
Slave Synchronization ..... 156
Slow Rise Time ..... 33
SPI Mode Timing (Master Mode) SPI Mode Master Mode Timing Diagram ..... 155
SPI Mode Timing (Slave Mode with CKE = 0) ..... 157
SPI Mode Timing (Slave Mode with CKE = 1) ..... 157
STOP Condition Receive or Transmit ..... 170
Time-out Sequence on Power-up ..... 32
USART Asynchronous Master Transmission ..... 184
USART Asynchronous Reception ..... 186
USART Synchronous Reception ..... 189
USART Synchronous Transmission ..... 188
Wake-up from SLEEP via Interrupt ..... 213
Timing Diagrams and Specifications ..... 275
A/D Conversion ..... 293
Capture/Compare/PWM (CCP) ..... 282
CLKOUT and I/O ..... 276
External Clock ..... 275
$I^{2} C$ Bus Data ..... 287
${ }^{2} \mathrm{C}$ C Bus START/STOP Bits ..... 287
Oscillator Start-up Timer (OST) ..... 280
Power-up Timer (PWRT) ..... 280
RESET ..... 280
Timer0 and Timer1 ..... 281
USART Synchronous Receive (Master/Slave) ..... 291
USART Synchronous Transmission
(Master/Slave) ..... 291
Watchdog Timer (WDT) ..... 280
TRISE Register ..... 113
TSTFSZ ..... 257
Two-Word Instructions ..... 48
TXSTA Register ..... 177
BRGH Bit ..... 179
U
Universal Synchronous Asynchronous
Receiver Transmitter. See USART
USART177
Asynchronous Mode ..... 183
Master Transmission ..... 184
Receive Block Diagram ..... 185
Reception ..... 186
Registers Associated with Reception ..... 186
Registers Associated with Transmission ..... 184
Transmit Block Diagram ..... 183
Baud Rate Generator (BRG) ..... 179
Baud Rate Error, Calculating ..... 179
Baud Rate Formula ..... 179
High Baud Rate Select (BRGH Bit) ..... 179
Sampling ..... 179
Serial Port Enable (SPEN Bit) ..... 177
Synchronous Master Mode ..... 187
Reception ..... 189
Registers Associated with Reception ..... 189
Registers Associated with Transmission ..... 187
Timing Diagram, Synchronous Receive ..... 291
Timing Diagram, Synchronous Transmission ..... 291
Transmission ..... 188
Synchronous Slave Mode ..... 190
Registers Associated with Reception ..... 191
Registers Associated with Transmission ..... 190
W
Wake-up from SLEEP ..... 207, 212
Timing Diagram ..... 213
Watchdog Timer (WDT) ..... 207, 210
Associated Registers ..... 211
Block Diagram ..... 211
Postscaler. See Postscaler, WDT
Programming Considerations ..... 210
RC Oscillator ..... 210
Time-out Period ..... 210
Timing Diagram ..... 280
WDTCON Register ..... 210
Waveform for General Call Address Sequence ..... 162
WCOL ..... 170WCOL Status Flag
165Worldwide Sales and Service
318WWW, On-Line Support
X
XORLW ..... 257
XORWF ..... 258

## ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.
The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

## Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

## www.microchip.com

The file transfer site is available by using an FTP service to connect to:

## ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events


## Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:
1-800-755-2345 for U.S. and most of Canada, and
1-480-792-7302 for the rest of the world.
001024

Trademarks: The Microchip name, logo, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, KEELOQ, SEEVAL, MPLAB and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. Total Endurance, ICSP, In-Circuit Serial Programming, FilterLab, MXDEV, microID, FlexROM, fuzzyLAB, MPASM, MPLINK, MPLIB, PICDEM, ICEPIC and Migratable Memory are trademarks and SQTP is a service mark of Microchip in the U.S.A.
All other trademarks mentioned herein are the property of their respective companies.

## PIC18C601/801

## READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.
Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

```
To: Technical Publications Manager Total Pages Sent
RE: Reader Response
From: Name
    Company
    Address
    City / State / ZIP / Country
    Telephone: (____ _____ FAX: (___) _____ -__
Application (optional):
Would you like a reply? Y
``` \(\qquad\)
``` N
Device: PIC18C601/801 Literature Number: DS39541A
Questions:
1. What are the best features of this document?
```

2. How does this document meet your hardware and software development needs?
$\qquad$
3. Do you find the organization of this data sheet easy to follow? If not, why?
$\qquad$
4. What additions to the data sheet do you think would enhance the structure and subject?
$\qquad$
5. What deletions from the data sheet could be made without affecting the overall usefulness?
$\qquad$
$\qquad$
6. Is there any incorrect or misleading information (what and where)?
$\qquad$
$\qquad$
7. How would you improve this document?
$\qquad$
8. How would you improve our software, systems, and silicon products?
$\qquad$
$\qquad$

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


## SALES AND SUPPORT

## Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office
2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature \#) you are using.
New Customer Notification System
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

## PIC18C601/801

NOTES:

NOTES:

## Worldwide Sales and SErvice

## AMERICAS

## Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: http://www.microchip.com

## Rocky Mountain

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456

## Atlanta

500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

## Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

## Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

## Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

## Dayton

Two Prestige Place, Suite 130
Miamisburg, OH 45342
Tel: 937-291-1654 Fax: 937-291-9175

## Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

## Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

## New York

150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

## San Jose

Microchip Technology Inc
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

## Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

## ASIA/PACIFIC

## China - Beijing

Microchip Technology Beijing Office
Unit 915
New China Hong Kong Manhattan Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

## China - Shanghai

Microchip Technology Shanghai Office
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

## Hong Kong

Microchip Asia Pacific
RM 2101, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

## India

Microchip Technology Inc.
India Liaison Office
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

## Japan

Microchip Technology Intl. Inc.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

## Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea
Tel: 82-2-554-7200 Fax: 82-2-558-5934


## ASIA/PACIFIC (continued)

Singapore
Microchip Technology Singapore Pte Ltd.
200 Middle Road
\#07-02 Prime Centre
Singapore, 188980
Tel: 65-334-8870 Fax: 65-334-8850

## Taiwan

Microchip Technology Taiwan
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

## EUROPE

## Denmark

Microchip Technology Denmark ApS
Regus Business Centre
Lautrup hoj 1-3
Ballerup DK-2750 Denmark
Tel: 4544209895 Fax: 4544209910

## France

Arizona Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - ler Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

## Germany

Arizona Microchip Technology GmbH
Gustav-Heinemann Ring 125
D-81739 Munich, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44
Italy
Arizona Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

## United Kingdom

Arizona Microchip Technology Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 441189215869 Fax: 44-118 921-5820

Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro ${ }^{\oplus}$ 8-bit MCUs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

[^5]
[^0]:    CMOS = CMOS compatible input or output
    Analog $=$ Analog input
    O = Output
    OD = Open Drain (no $P$ diode to VDD)

[^1]:    Note: On a Power-on Reset, PORTA pins RA3:RA0 and RA5 default to analog inputs.

[^2]:    Note 1: Upon RESET, Timer0 is enabled in 8-bit mode with clock input from TOCKI max. prescale.
    2: I/O pins have diode protection to VDD and Vss.

[^3]:    Shaded cells are unimplemented, read as ' 0 '.

[^4]:    $\dagger$ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

[^5]:    nformation contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, except as maybe explicitly expressed herein, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.

